


AD A 097439

LEVEL II

1/2 (2)

AFWAL-TR-80-1185



CONTROLLED AVALANCHE TRANSIT-TIME TRIODE AMPLIFIERS


S-W. Lee

Electron Physics Laboratory
Department of Electrical and Computer Engineering
The University of Michigan
Ann Arbor, Michigan 48109

November 1980

TECHNICAL REPORT AFWAL-TR-80-1185

Interim Report for Period July 1977-July 1980



Approved for public release; distribution unlimited.

DTIC FILE COPY

AVIONICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433


81 4 8 019


NOTICE


When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.


JON E. GRIGUS, CAPT, USAF
Project Engineer
Microwave Techniques &
Applications Gp


ALAN R. MERTZ, CAPT, USAF
Chief, Microwave Techniques &
Applications Gp
Avionics Laboratory

FOR THE COMMANDER

DONALD S. REES, Chief
Microwave Technology Branch
Avionics Laboratory

If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/AADM, W-PAFB, OH 45433 to help us maintain a current mailing list.

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

14 TR-145

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM	
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER	
18 AFWL-TR-88-1185 ✓	AD A097439		
4. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED	6. PERFORMING ORG. REPORT NUMBER	
6 CONTROLLED AVALANCHE TRANSIT-TIME TRIODE AMPLIFIERS	9 Interim Technical rpt. Jul 77-Jul 1988	Tech. Report No. 145 ✓	
7. AUTHOR(s)	8. CONTRACT OR GRANT NUMBER(s)		
10 Shih-Wuu Lee	15 F33615-77-C-1132 NEW		
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS		
Electron Physics Laboratory The University of Michigan Ann Arbor, MI 48109	16 20020351 17 03		
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE		
Air Force Wright Aeronautical Laboratories Avionics Laboratory (AFWAL/AADM-2) Air Force Systems Command, WPAFB, OH 45433	11 November 1988		
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	13. NUMBER OF PAGES		
12 220	218		
	15. SECURITY CLASS. (of this report)		
	Unclassified		
	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE		
	N/A		
16. DISTRIBUTION STATEMENT (of this Report)			
Approved for public release; distribution unlimited. 62204F			
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)			
18. SUPPLEMENTARY NOTES			
The findings in this report are not to be construed as an official Department of the Air Force position, unless so designated by other authorized documents.			
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)			
CATT devices Avalanche multiplication Collector transit-time mechanisms Large-signal computer simulation Controlled avalanche transit-time triode amplifiers			
20. ABSTRACT (Continue on reverse side if necessary and identify by block number)			
The purpose of this work is to study the theoretical effects of avalanche multiplication and collector transit time on microwave controlled avalanche transit-time triode (CATT) devices. The objectives of this report are to obtain a better device model, develop a complete one-dimensional large-signal simulation computer program, calculate the large-signal performance of Class C CATT amplifiers and make a comparison between Class C CATT and Class C BJT amplifiers. The following studies were carried out in order to achieve these objectives.			

DD FORM 1473 EDITION OF 1 NOV 65 IS OBSOLETE

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

125900

fw

20. Abstract (Cont.)

A dc computer program was developed which calculates the dc avalanche multiplication factor vs. base-collector dc bias characteristics. The results provide an estimation of the suitability of various semiconductor materials, optimum collector geometrical structures and doping densities.

Analytical models of dc and small-signal characteristics for Read-type collector structures are given which incorporate both the avalanche multiplication and collector transit-time mechanisms. Contrary to previous findings, the small-signal characteristics indicate that a large avalanche multiplication factor decreases the RF power gain of small-signal Class A CATT amplifiers. The results are given and discussed.

A large-signal computer simulation was developed which consists of three computer programs: the emitter-base computer program (EBCP), the large-signal simulation program (LSSP), and the collector circuit computer program (CCCP). The effects of high impurity doping level in the emitter, high injection level in the base, time-varying width of the neutral base region, carrier-induced drift field in the base, nonzero minority carrier concentration at the edge of the base-collector depletion region in the base, and the feedback hole current are incorporated in EBCP. Computer program LSSP models the semiconductor region through a set of difference equations of the semiconductor equations. A current-conserving boundary condition is given. The simulation includes the velocity-electric field, diffusion-electric field, and avalanche ionization rate-electric field characteristics in the collector region. The computer program CCCP incorporates the displacement current in the collector semiconductor region and the effects of the external load impedance.

Large-signal results of Class C CATT amplifiers are obtained and are presented. Effects of base-collector dc bias, load, collector structure, and operating frequency are discussed. The simulation calculates amplifier output power, gain, and efficiency. It also gives the emitter-base current and voltage waveforms; avalanche multiplication factor; waveforms of voltage across the base-collector depletion region and collector terminal current; and spatial distributions of electrons, holes, and electric field at any time instant. Large-signal output power, gain, efficiency, dynamic range, and inherent bandwidth of Class C CATT and BJT amplifiers are compared and suggestions for further studies are given.

FOREWORD

This report describes the investigation of simulation studies at the Electron Physics Laboratory, Department of Electrical and Computer Engineering, The University of Michigan, Ann Arbor, Michigan. The work was sponsored by the Air Force Systems Command, Air Force Avionics Laboratory, Wright-Patterson Air Force Base, Ohio under Contract No. F33615-77-C-1132.

The work reported herein was performed during the period July 1977 to July 1980 by Dr. Shiuh-Wuu Lee. The report was released by the author in September 1980.

The author wishes to thank Professor G. I. Haddad for his suggestion of the dissertation topic and for his guidance and helpful suggestions during the course of the investigation and Professor Nino A. Masnari for his helpful guidance and encouragement. He is also grateful to Dr. M. E. Elta and Dr. R. K. Mains for their assistance in the computer simulation program.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By	
Distribution/	
Availability Codes	
Avail and/or	
Dist	Special
A	

TABLE OF CONTENTS

	<u>Page</u>
CHAPTER I. INTRODUCTION	1
1.1 Historical Background	1
1.1.1 Bipolar Junction Transistors (BJTs)	1
1.1.2 Controlled-Avalanche Transit-Time Triode (CATT) Devices	4
1.2 Basic Properties of CATT Devices	6
1.2.1 Collector Structures of CATT Devices	6
1.2.2 Principles of Operation of CATT Devices	6
1.2.3 Comparison of Collector Efficiencies in BJT, CATT and IMPATT Devices	12
1.3 State of the Art of BJT and CATT Amplifiers	17
1.4 Outline of the Present Study	25
CHAPTER II. MATERIAL PARAMETERS AND THE DC AVALANCHE MULTIPLICATION FACTOR	27
2.1 Introduction	27
2.2 Material Parameters	27
2.3 Dc Multiplication of Charge Carriers in n-Type and p-Type Si and n-Type GaAs CATT Devices	32
2.3.1 Derivation of the Analytical Expression for the Dc Avalanche Multiplication Factor of CATT Devices	32
2.3.2 Dc Avalanche Multiplication Factor vs. V_T Characteristics in n-Type and p-Type Si and n-Type GaAs CATT Devices	37
2.3.3 Effects of Collector Structure of M_{A0} vs. V_T Characteristic of n-Type Si CATT Devices	46

	<u>Page</u>
2.3.3a Effects of Different Doping Densities N_{av}	48
2.3.3b Effects of Different Doping Densities N_{drift}	48
2.3.3c Effects of Different Drift Region Widths	55
2.3.4 Temperature and Space-Charge Effects in n-Type Si CATT Devices	55
2.4 Summary	60
CHAPTER III. DEVICE PHYSICS, DC AND SMALL-SIGNAL ANALYTICAL MODELS	64
3.1 Introduction	64
3.2 Dc Analytical Model	65
3.2.1 Carrier Concentration in BJT and CATT Devices	65
3.2.2 Base Spreading Resistance	72
3.2.3 Dc Computer Model	72
3.3 Small-Signal Analytical Model	76
3.4 Dc and Small-Signal Results	93
3.5 Operation of a CATT as an IMPATT with Variable Equivalent Thermally Generated Current	109
3.6 Conclusions	110
CHAPTER IV. LARGE-SIGNAL COMPUTER MODEL	111
4.1 Introduction	111
4.2 Development of Device Simulation	111
4.2.1 General Description	111
4.2.2 Emitter-Base Circuit Model and Computer Program EBCP	113
4.2.3 Collector Region Large-Signal Model and the Collector Simulation Subroutine CCP	126
4.2.3a Equations to be Solved and the Simulation Technique	126
4.2.3b Subprogram LSSP	130
4.2.3c The Difference Equations in Computer Subprogram LSSP	132
4.2.3d Subprogram CCCP	139
4.2.4 Iteration Scheme Which Couples the Emitter-Base Region and the Collector Region Simulations	140

	<u>Page</u>
4.3 Sample Results	140
4.4 Improvements Over Previous Large-Signal Simulation of Class C CATT Amplifiers	143
4.5 Conclusions	144
CHAPTER V. LARGE-SIGNAL STUDIES FOR CLASS C CATT AMPLIFIERS AND COMPARISON WITH CLASS C BJT AMPLIFIERS	145
5.1 Introduction	145
5.2 Large-Signal Simulation Results for Class C CATT Amplifiers	145
5.2.1 General Discussion	145
5.2.2 Optimum Load	146
5.2.3 Dc Bias	150
5.2.4 Effects of N_{av} , w_{av} , N_{drift} and w_D in HI-LO Collector Structures	156
5.2.5 Uniformly Doped Collector Structures	166
5.3 Large-Signal Simulation Results for Class C BJT Amplifiers	176
5.4 Comparison Between the Class C CATT Amplifier and the Class C BJT Amplifier	180
5.4.1 RF Power Gain and Efficiency at $f = 12.75$ GHz and $V_{sig}(t) =$ $1.1 \sin \omega t - 0.191$ V	180
5.4.2 Dynamic Range	181
5.4.3 Inherent Bandwidth	183
5.5 Conclusions	187
CHAPTER VI. SUMMARY, CONCLUSIONS, AND SUGGESTIONS FOR FURTHER STUDY	188
6.1 Summary and Conclusions	188
6.2 Suggestions for Further Study	189
LIST OF REFERENCES	191

LIST OF ILLUSTRATIONS

<u>Figure</u>	<u>Page</u>
1.1 Doping and Electric Field Profiles of Various CATT Collector Structures.	7
1.2 Schematic Structural Diagram of a CATT Device.	8
1.3 Voltage and Current Waveforms in the CATT Device. (a) Base-Collector Terminal Voltage and (b) Induced External Current.	14
1.4 Collector RF Voltage and Induced Current Waveforms of BJT, CATT and IMPATT Devices.	16
1.5 Normalized P_{out} Curves of CATT and IMPATT Devices at Different θ_{inj} .	18
1.6 Normalized Collector Efficiency Curves of CATT and IMPATT Devices at Different θ_{inj} .	19
2.1 Dc Avalanche Multiplication Factors Corresponding to Various Ionization Rates for Electrons and Holes at 27°C for Two n-Type Si Collector Structures, Where Electrons Initiate the Avalanche Process. (Uniformly Doped Collector Structures)	30
2.2 Dc Avalanche Multiplication Factors Corresponding to Various Ionization Rates for Electrons and Holes at 27°C for Two p-Type Si Collector Structures, Where Holes Initiate the Avalanche Process. (Uniformly Doped Collector Structures)	31
2.3 Dc Avalanche Multiplication Factors Corresponding to Various Ionization Rates for Electrons and Holes at 200°C for Two n-Type GaAs Collector Structures, Where Electrons Initiate the Avalanche Process. (Uniformly Doped Collector Structures)	33
2.4 Schematic of the Electron and Hole Particle Current Distributions in a Normally Biased n-Type CATT Device. (Electron Particle Currents Have Opposite Senses of Direction to that of Electronic Currents)	34

<u>Figure</u>		<u>Page</u>
2.5	Calculated M_{A_O} vs. V_T in an n-Type Si CATT Device. ($w_T = 5 \times 10^{-4}$ cm, $N_C = 5 \times 10^{15}$ cm $^{-3}$ and $T = 27^\circ\text{C}$)	39
2.6	Calculated M_{A_O} vs. V_T in a p-Type Si CATT Device. ($w_T = 5 \times 10^{-4}$ cm, $N_C = 5 \times 10^{15}$ cm $^{-3}$ and $T = 27^\circ\text{C}$)	40
2.7	M_{A_O} vs. V_T Characteristics of n-Type Si CATT Devices Whose Collector Regions Are Uniformly Doped. ($w_T = 4 \times 10^{-4}$ cm and $T = 27^\circ\text{C}$)	41
2.8	M_{A_O} vs. V_T Characteristics of p-Type Si CATT Devices Whose Collector Regions Are Uniformly Doped. ($w_T = 4 \times 10^{-4}$ cm and $T = 27^\circ\text{C}$)	42
2.9	M_{A_O} vs. V_T Characteristics of n-Type GaAs CATT Devices Whose Collector Regions Are Uniformly Doped. ($w_T = 4 \times 10^{-4}$ cm and $T = 27^\circ\text{C}$)	43
2.10	Injected Current, Induced Current, Terminal Voltage and Position of Injected Charge Pulse vs. Phase, and Electric Field Profile at Phase = $3\pi/2$ and when $V_T = V_{sus}$ in a Uniformly Doped Collector Region.	45
2.11	Doping Profile of a HI-LO Collector Region and the Electric Field Profile at a Phase Angle = $3\pi/2$ and when $V_T = V_{sus}$.	49
2.12	Dependence of M_{A_O} vs. V_T Characteristic on N_{av} . (n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm $^{-3}$, $w_D = 3 \times 10^{-4}$ cm and $T = 23^\circ\text{C}$)	50
2.13	Dependence of M_{A_O} vs. V_T Characteristic on N_{drift} . (n-Type, Si, $N_{av} = 2 \times 10^{16}$ cm $^{-3}$, $w_{av} = 1 \times 10^{-4}$ cm, $w_D = 3 \times 10^{-4}$ cm and $T = 23^\circ\text{C}$)	53
2.14	Dependence of M_{A_O} vs. V_T Characteristic on w_D . (n-Type, Si, Uniformly Doped Collector Region, $N_C = 2 \times 10^{15}$ cm $^{-3}$ and $T = 23^\circ\text{C}$)	56

<u>Figure</u>		<u>Page</u>
2.15	Dependence of M_{A_0} vs. V_T Characteristic on Temperature. (n-Type, Si, Uniformly Doped Collector and $w_T = 5 \times 10^{-4}$ cm)	59
2.16	Effects of Space Charge. (n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm ⁻³ , $w_D = 3 \times 10^{-4}$ cm and $T = 23^\circ\text{C}$)	61
2.17	Dependence of the Electric Field Profile on Space-Charge Density, N_{av} and N_{drift} . ($0 < J_1 < J_2 < J_3$)	62
3.1	One-Dimensional npn Transistor Structure.	66
3.2	Cross Section of Single-Emitter Stripe in an Interdigitated Transistor Structure.	73
3.3	Calculation of Common-Base Collector Characteristics. (a) Dc Device Model and (b) Block Diagram of Dc Program DCCP.	74
3.4	(a) General Device Collector Structure and (b) Electric Field and Current Conventions.	80
3.5	Electric Field Profile Under RF Conditions.	84
3.6	Small-Signal Models. (a) Device Model and (b) Circuit Model.	85
3.7	Linear Active CATT Circuit. (P_{avs} = the Power Available from the Source and P_{avo} = the Power Available to the Load)	90
3.8	Common-Base Characteristics. (n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{av} = 2.5 \times 10^{16}$ cm ⁻³ , $w_D = 3 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm ⁻³ and $T = 300^\circ\text{K}$)	94
3.9	Common-Base Characteristics. (n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{av} = 1.5 \times 10^{16}$ cm ⁻³ , $w_D = 3 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm ⁻³ and $T = 300^\circ\text{K}$)	95

<u>Figure</u>		<u>Page</u>
3.10	Common-Base Characteristics. (n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{av} = 2 \times 10^{16}$ cm $^{-3}$, $w_D = 3 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm $^{-3}$ and $T = 300^\circ\text{K}$)	96
3.11	Maximum RF Power Gain and U vs. Frequency. ($w_T = 4 \times 10^{-4}$ cm and $V_{EB_0} = 0.7$ V)	98
3.12	Maximum Operating Power Gain and U vs. Frequency. ($w_T = 4 \times 10^{-4}$ cm and $V_{EB_0} = 0.8$ V)	99
3.13	Maximum RF Power Gain and U vs. Frequency. ($w_T = 4 \times 10^{-4}$ cm and $V_{EB_0} = 0.85$ V)	100
3.14	Maximum Operating Power Gain and U vs. Frequency. ($w_T = 4 \times 10^{-4}$ cm and $V_{EB_0} = 0.9$ V)	101
3.15	Maximum Operating Power Gain vs. Frequency. ($w_T = 4 \times 10^{-4}$ cm and $M_{A_0} = 5$)	103
3.16	Maximum Operating Power Gain and U vs. Frequency When Avalanche Multiplication of Carriers Corresponding to $J_{nB_{dc}}$ Is Ignored. ($w_T = 4 \times 10^{-4}$ cm and $V_{EB_0} = 0.7$ V)	105
3.17	Maximum Operating Power Gain and U vs. Frequency When Avalanche Multiplication of Carriers Corresponding to $J_{nB_{dc}}$ Is Ignored. ($w_T =$ 4×10^{-4} cm and $V_{EB_0} = 0.85$ V)	106
3.18	Maximum Operating Power Gain and U vs. Frequency When Avalanche Multiplication of Carriers Corresponding to $J_{nB_{dc}}$ Is Ignored. ($w_T =$ 4×10^{-4} cm and $M_{A_0} = 5$)	107
3.19	Schematic Plots of J_{nB} , V_T , First Component of J_T , and Second Component of J_T .	108
4.1	Circuit Model for a CATT Amplifier in the Common-Base Configuration.	112
4.2	(a) Space-Charge Distribution in a p-n Step Junction and (b) Voltage Distribution in a p-n Junction; A Voltage - V Is Applied to the n-Region. V_{BI} Is the Junction Built-In Potential.	116

<u>Figure</u>		<u>Page</u>
4.3	Equivalent Circuit for the Emitter-Base Region.	125
4.4	The Collector Iteration Scheme. (a) I_T Is Calculated by Using LSSP with V_T Known and (b) I_{cc} and V_T Are Calculated, with V_{CB} , I_T , C_c and Z_L known, by Using CCCP.	127
4.5	Block Diagram of Large-Signal Subroutine CCP.	129
4.6	Equations Solved and Sequence of Steps.	131
4.7	Space-Time Mesh Used to Write the Difference Equations. (a) Space Mesh. (b) Space-Time Mesh.	134
4.8	(a) Collector Region, (b) $ E(x) $ Profile and (c) Electron and Hole Concentration Profile.	138
4.9	Block Diagram of the Complete Large-Signal Simulation Program.	141
4.10	(a) J_{nB} , J_T and V_T Waveforms and (b) Distribution Plots of Electron Density (Minus Signs), Hole Density (Plus Signs), and Electric Field Profile (Solid Lines). (xxx Represents the Region Where the Electric Field Has Reversed Its Direction)	142
5.1	(a) J_T and V_T Waveforms when R_L Is Optimum ($G_p = 9.74$ dB, $\eta = 55$ Percent, $V_{RF} = 31.3$ V and $M_A = 1.036$). (b) J_T and V_T Waveforms when R_L Is Greater than the Optimum Value ($G_p = 9.15$ dB, $\eta = 52$ Percent, $V_{RF} = 33$ V, $M_A = 1.053$). (DEV:Si,n,B, 6×10^{15} ,2; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V; $V_{bias} = 40$ V)	148
5.2	(a) J_T and V_T Waveforms when R_L Is Optimum ($G_p = 10.75$ dB, $\eta = 43$ Percent, $V_{RF} = 27.2$ V and $M_A = 1.107$). (b) J_T and V_T Waveforms when R_L Is Greater than the Optimum Value ($G_p = 7.37$ dB, $\eta = 20.9$ Percent, $V_{RF} = 28$ V and $M_A = 1.67$). (DEV:Si,n,B, 6×10^{15} ,2; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V; $V_{bias} = 45$ V)	151

<u>Figure</u>		<u>Page</u>
5.3	<p>J_T and V_T of a Typical 4×10^{-4} cm Collector Device Operating at 12.75 GHz and Maximum Allowed RF Voltage Amplitude. (a) Dc Bias Below the Optimum Value, (b) Dc Bias Above the Optimum Value, and (c) at Optimum Dc Bias. (DEV:Si,n,B,6 x 10¹⁵,4)</p>	155
5.4	<p>(a) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (b) J_T and V_T Waveforms. (DEV:Si,n,B,6 x 10¹⁵,4; $f = 12.75$ GHz; $V_{bias} = 65$ V; $V_{sig} = 1.05 \sin \omega t - 0.1823$ V; and *** Represents the Collector Region Where the Electric Field Is Negative)</p>	158
5.5	<p>(a) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (b) J_T and V_T Waveforms. (DEV:Si,n,B,6 x 10¹⁵,4; $f = 12.75$ GHz; $V_{bias} = 65$ V; $V_{sig} = 1.2 \sin \omega t - 0.2083$ V; and *** Represents the Collector Region Where the Electric Field Is Negative)</p>	159
5.6	<p>(a) J_T and V_T Waveforms and (b) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (DEV:Si,n,B,2.2 x 10¹⁶, 1.1,7.5 x 10¹⁴,2.9; $f = 12.75$ GHz; $V_{sig} = 1.1 \sin \omega t - 0.191$ V; and *** Represents the Region Where the Electric Field Is Negative)</p>	169
5.7	<p>(a) J_T and V_T Waveforms and (b) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (DEV:Si,n,B,2.2 x 10¹⁶, 1.1,7.5 x 10¹⁴,2.9; $f = 12.75$ GHz; $V_{sig} = 1.2 \sin \omega t - 0.208377$ V; and *** Represents the Region Where the Electric Field Is Negative)</p>	170
5.8	<p>(a) J_T and V_T Waveforms and (b) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (DEV:Si,n,B,2.2 x 10¹⁶, 1.1,4 x 10¹⁵,2.9; $f = 12.75$ GHz; $V_{sig} = 1.1 \sin \omega t - 0.191$ V; and *** Represents the Region Where the Electric Field Is Negative)</p>	171

<u>Figure</u>		<u>Page</u>
5.9	(a) J_T and V_T Waveforms and (b) Electric Field Profile and Electron and Hole Distributions at Various Phase Angles. (DEV:Si,n,B, 2.2×10^{16} , $1.1, 4 \times 10^{15}$, 2.9; $f = 12.75$ GHz; $V_{sig} = 1.2 \sin \omega t - 0.208377$ V; and *** Represents the Region Where the Electric Field Is Negative)	172
5.10	Power Gain and Efficiency vs. Input Power Characteristics of Various CATT and BJT Amplifiers.	182
5.11	Class C CATT Amplifier Performance vs. Frequency at Constant Input Power Level. (DEV:Si,n,B, 6×10^{15} , 4 and $V_{bias} = 63.5$ V)	184
5.12	Class C BJT Amplifier Performance vs. Frequency at Constant Input Power Level. (DEV:Si,n,B, 2×10^{15} , 4 and $V_{bias} = 70$ V)	185
5.13	Class C BJT Amplifier Performance vs. Frequency at Constant Input Power Level. (DEV:Si,n,B, 6×10^{15} , 2 and $V_{bias} = 37.5$ V)	186

LIST OF TABLES

<u>Table</u>		<u>Page</u>
1.1	Electrical Characteristics of Microwave Power Bipolar Transistors (Commercially Available) for Class C Amplifier and Oscillator Operations (Teszner and Teszner ⁴²).	21
1.2	Electrical Performances of Microwave Power Bipolar Transistors, with or Without Internal Matching, for Class C Amplifier Operation (Teszner and Teszner ⁴²).	22
1.3	Electrical Characteristics of Microwave Power Bipolar Transistors (Commercially Available) for Class A Amplifier and Oscillator Operations (Teszner and Teszner ⁴²).	23
1.4	Electrical Performances of Microwave Power Bipolar Transistors, Without Internal Matching, for Class A Amplifier Operation (Teszner and Teszner ⁴²).	24
2.1	Material Parameters for Si.	28
2.2	Material Parameters for GaAs.	29
2.3	V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.12).	51
2.4	Data V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.13).	54
2.5	V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.14).	57
5.1	Emitter-Base Structural Parameters.	147
5.2	Effects of Dc Bias on Amplifier Performance.	153
5.3	Variation of Optimum Dc Bias with Emitter-Base Signal Level.	157
5.4	Variation of Optimum Dc Bias with Operating Frequency.	160

<u>Table</u>		<u>Page</u>
5.5	Effects of N_{av} on the Performance of Class C CATT Amplifiers.	161
5.6	Effects of Drift Region Width.	164
5.7	Effects of N_{drift} .	167
5.8	Large-Signal Simulation Results of CATT Devices with Uniformly Doped Collector Structures.	173
5.9	Large-Signal Simulation Results of Class C BJT Amplifiers.	177

LIST OF SYMBOLS

A	Ionization constant (cm^{-1}).
A_E	Effective device cross-section area in one-dimensional simulation (cm^2).
A_n, A_p	Ionization rates for electrons and holes, respectively (cm^{-1}).
B_{in}, B_{out}	Input and output susceptances as defined in Fig. 3.6.
B_L, B_S	Load and source susceptances as defined in Fig. 3.7.
$B_{L_{opt}}, B_{S_{opt}}$	Optimum load and source susceptances for maximum operating gain.
BW_{in}^i, BW_{out}^i	Device inherent bandwidths at the input and output ports as defined by Eqs. 3.76 and 3.77.
b	Ionization constant (V/cm).
\bar{b}_{ij}	Small-signal susceptances as defined by Eqs. 3.54 and 3.55.
b_n, b_p	Ionization constants for electrons and holes, respectively (cm^{-1}).
C_b, C_i	Capacitors associated with the base region as defined by Eq. 4.26 (F).
C_c	Base-collector depletion capacitor (F).
C_{DE}	Emitter-base diffusion capacitor (F).
C_{DEFF}	Effective emitter-base diffusion capacitor defined by Eq. 4.21 (F).
C_L	Load capacitor (F).
C_{TE}	Emitter-base depletion capacitor (F).
D_n, D_p	Diffusion coefficients of electrons and holes, respectively ($\text{cm}^2 \cdot \text{s}^{-1}$).
D_{nEFF}	Drift field effect including effective electron diffusion coefficient ($\text{cm}^2 \cdot \text{s}^{-1}$).
d	Lateral separation between adjacent emitter and base fingers (cm).

dc	When used as a subscript of a current or current density indicates a dc quantity.
E	Electric field intensity (V/cm).
E_B	Breakdown electric field intensity (V/cm).
E_E	Electric field intensity in the high-field region of a Read-type collector structure (V/cm).
E_{sus}	Minimum electric field intensity required to sustain charge carriers at their saturation drift velocity (V/cm).
E_{sus_n}, E_{sus_p}	Minimum electric field intensities required to sustain electrons and holes at their saturation drift velocities, respectively (V/cm).
e	Electronic charge ($1.6021 \times 10^{-19}C$).
f	Frequency (Hz).
f_{max}	Maximum frequency of oscillation above which operating power gain is less than or equal to 1 (Hz).
G	Avalanche generation rate ($cm^{-3} \cdot s^{-1}$).
G_{in}, G_{out}	Input and output conductances as defined in Fig. 3.6.
G_L, G_S	Load and source conductances as defined in Fig. 3.7.
$G_{L_{opt}}, G_{S_{opt}}$	Optimum load and source conductances for maximum operating gain.
G_F	Operating power gain (dB).
\tilde{g}_{ij}	Small-signal conductances as defined by Eqs. 3.54 and 3.55.
h, w	Widths of base fingers and emitter fingers, respectively (cm).
I	When used as a subscript indicates a difference equation field point.
I_B	Base current (A).
$I_C, I_{cc}, I_{CDE}, I_{CTE}$	Collector current, collector displacement current, emitter-base diffusion current, emitter-base displacement current, respectively (A).

I_{cns}, I_{cps}	Electron collector reverse saturation current and hole collector reverse saturation current, respectively (A).
I_E, I_{ET}	Emitter particle current and emitter current, respectively (A).
I_{nB}, I_{nE}	Electron current injected into the collector region and electron emitter current, respectively (A).
I_{pB}, I_{pE}	Hole feedback current from the collector region and hole emitter current, respectively (A).
I_T	Induced collector particle current (A).
J	When used as a subscript indicates a difference equation space-charge point.
$J_{\text{subscript}}$	Current density (A/cm ²).
K	When used as a superscript indicates a difference equation time point.
k	Boltzmann's constant (1.380×10^{-23} J/°K).
L_L	Load inductor.
L_n, L_p	Diffusion lengths of electrons and holes, respectively (cm).
l	Length of emitter fingers (cm).
M_A, M_{A_0}	Average multiplication factor under dynamic operating conditions and dc multiplication factor, respectively.
N_A, N_D	Acceptor and donor impurity doping densities, respectively (cm ⁻³).
N_{av}, N_{drift}	Doping densities in the high and low regions of a HI-LO collector structure, respectively (cm ⁻³).
N_c	Doping density in a uniformly doped collector structure (cm ⁻³).
n	Electron density (cm ⁻³).
n_0	Thermal equilibrium electron minority carrier concentration (cm ⁻³).

n_B	Electron density at the base-collector metallurgical junction (cm^{-3}).
n_{dc}	Dc electron density (cm^{-3}).
n_i	Semiconductor intrinsic carrier density (cm^{-3}).
P_{avo}, P_{avs}	Powers available across the output terminal and the input terminal, respectively, as defined in Fig. 3.7 (W).
P_{dc}	Dc power dissipation in the collector region (W).
P_{in}, P_{out}	Input and output power (W).
p	Hole density (cm^{-3}).
p_o	Thermal equilibrium hole minority carrier concentration (cm^{-3}).
p_B	Hole density at the base-collector metallurgical junction (cm^{-3}).
p_{dc}	Dc hole density (cm^{-3}).
Q	Quality factor of the tank circuit load.
Q_B, Q_{EB}, Q_c	Charges stored in the neutral base region, on each side of the emitter-base depletion region, and in the doping clump of a LO-HI-LO collector structure, respectively.
R_B	Equivalent base region spreading resistor.
R_b, R_{bb}	Resistors representing the resistances associated with the base region between adjacent emitter and base fingers and the base region directly beneath the emitter fingers, respectively.
R_L	Load resistor.
S	Linville stability factor as defined by Eq. 3.68.
T	Temperature.
T	Time period of a cyclical quantity (s).
U	A measure of the degree of activity of amplifiers as defined in Eq. 3.66.
V_1, V_2	Voltages corresponding to the minimum and maximum points of the RF voltage across the collector depletion region, respectively (V).

\tilde{V}_1, \tilde{V}_2	Small-signal voltages as defined in Fig. 3.6.
\tilde{V}_a, \tilde{V}_b	Small-signal voltages as defined in Fig. 3.6.
$V_B, V_{BI}, V_{PT}, V_{sus}$	Junction breakdown voltage, junction built-in potential, collector punch-through voltage, and minimum voltage across the collector depletion region needed to maintain carriers at their saturation drift velocity at all times, respectively (V).
$V_{bias}, V_{sig}, \tilde{V}_{sig}$	Base-collector dc bias, emitter-base input signal, and small-signal emitter-base input signal, respectively (V).
$V_{EB}, V_{EBJ}, V_{CB}, V_L, V_T$	Voltages across the emitter-base terminal, emitter-base depletion region, base-collector junction and the load, the load, and the base-collector depletion region, respectively (V).
v_n, v_p	Drift velocities of electrons and holes, respectively ($\text{cm}\cdot\text{s}^{-1}$).
v_{ns}, v_{ps}	Saturation drift velocities of electrons and holes, respectively ($\text{cm}\cdot\text{s}^{-1}$).
v_s	Carrier saturation drift velocity ($\text{cm}\cdot\text{s}^{-1}$).
w_1, w_2, w_3	Boundaries of depletion regions as defined in Fig. 3.1.
w_{av}, w_D	Widths of the high and low doping regions of a HI-LO collector structure, respectively (cm).
w_E, w_{B_0}	Width of neutral base region and separation between emitter-base and base-collector metallurgical junctions, respectively (cm).
w_c	Width of high doping region of a LO-HI-LO collector structure (cm).
w_E, w_{E_0}	Width of neutral emitter region and depth of the emitter-base metallurgical junction, respectively (cm).
w_T	Width of the whole collector region (cm).
$w_{V_{sus}}$	Collector depletion width when $V_T = V_{sus}$.
x, y	Space coordinates in the collector region and the base region, respectively (cm).

x_{B1}, x_{B2}	Width of base region beneath the emitter finger and the depth of emitter-base metallurgical junction from the device surface, respectively (cm).
Y_{in}, Y_{out}	Input and output admittances, respectively.
Y_L, Y_S	Load and source admittances, respectively.
y_{ij}	Device small-signal y-parameters defined by Eqs. 3.48 and 3.49.
\bar{y}_{ij}	Device small-signal y-parameters defined by Eqs. 3.54 and 3.55.
Z_L	Load impedance.
0	When used as a subscript of a voltage or an electric field quantity indicates a dc quantity.
1	When used as a subscript for a current, a voltage or an electric field quantity represents a small-signal RF quantity.
α	Ionization rates (cm^{-1}).
α_0	Dc ionization rates (cm^{-1}).
α_0	Dc common-base current gain.
$\alpha_{inj0}, \alpha_{t0}$	Dc emitter injection efficiency and dc base transport factor, respectively.
β_0	Dc common-emitter current gain.
δ	Amplifier input tunability.
ϵ	Dielectric permittivity ($\text{F}\cdot\text{cm}^{-1}$).
η	Amplifier efficiency (percent).
η_c	Collector dc to ac conversion efficiency (percent).
θ_D, θ_T	Transit angles of the drift region and the whole collector, respectively.
$\theta_{inj}, \theta_{sc}$	Phase angles associated with charge injection and delay of charge injection due to space charge, respectively.
μ_n, μ_p	Electron and hole mobility, respectively.

ρ	Resistivity ($\Omega \cdot \text{cm}$).
σ_B	Conductivity in the base region ($\text{mho} \cdot \text{cm}^{-1}$).
τ_e	Delay time in responses due to heavy impurity doping level in the emitter region.
τ_g	Transit time in the carrier generation region.
τ_n, τ_p	Lifetimes of electron minority carriers and hole minority carriers in p- and n-type semiconductors, respectively (s).
τ_R	Dielectric relaxation time.
ψ	Potential variation in p-n junction depletion region.

CHAPTER I. INTRODUCTION

1.1 Historical Background

1.1.1 Bipolar Junction Transistors (BJTs). Of all semiconductor devices the BJT, an acronym for bipolar junction transistor, is the most important. Its invention brought about an unprecedented growth of research and development in solid-state physics and engineering. Transistors are now key elements, for example, in high-speed computers, in space vehicles and satellites, and in all modern communication and power systems.

The development of point-contact transistors by Bardeen and Brattain¹ was announced in 1948. Then in 1949, Shockley² proposed a junction bipolar transistor and laid out the basic theory of this fundamental structure. In the microwave power bipolar transistor area, pioneering work was done by Early³ and Pritchard,⁴ where they considered high-frequency effects, and Ebers and Moll,⁵ Fletcher,⁶ and Emeis et al.,⁷ who studied high-power effects on transistor operation. Some papers have been devoted to the analysis of the mutual dependence of these effects.⁸⁻¹⁰ On the other hand, some more recent studies have been published concerning the theory and characterization of microwave bipolar transistors.¹¹⁻¹⁵

At the inception of the BJT, transistors were able to operate at frequencies up to a few hundred kHz only and the choice of the semiconductor material was restricted to germanium, since the material had been produced with sufficient purity and in single-crystal form. Theory

predicted that they should be able to operate at much higher frequencies, even into the microwave frequency range, by a reduction of their overall dimensions. In particular, it was recognized that the transit time of charge carriers through the device and the rate of change of electrical charge stored within the device would limit the frequency response. In order to improve the performance at higher frequencies, the base width of the BJT must be reduced to reduce the transit time and the active device area must decrease in order to reduce the capacitance or stored charge. These refinements demanded a much tighter control on all three dimensions of the device. Transistor technology has enjoyed many breakthroughs, particularly in the alloy-junction¹⁶ and grown-junction techniques¹⁷ and in zone-refining,¹⁸ diffusion,¹⁹⁻²¹ epitaxial,²² planar,²³ beam-lead,²⁴ and ion implantation technologies.²⁵ These breakthroughs have helped to increase the power and frequency capabilities of transistors, as well as their reliability, by many orders of magnitude.

With the present technology and without electron-beam or x-ray exposure (i.e., - 1 μm linewidth), an aspect ratio of - 20:1 is theoretically attainable with interdigitated, overlay or mesh structures. The practical limit, however, seems to be approximately 10:1. As to the base layer width, the lowest value achieved under a compromise between minimum base transit time and minimum base spreading resistance is - 0.1 μm .

The physical properties of the semiconductor theoretically determine the ultimate electrical performance of the transistor. For example, Johnson showed² that the maximum frequency of operation will be proportional to $E_B v_s$, where E_B is the junction breakdown electric field and v_s is the scattering limited carrier drift velocity. As the

size of the device is reduced to achieve high-frequency performance, the voltage must be maintained at a value sufficient to give the required power output. In the limit, a further reduction in device dimension parallel to the electric field direction would be impossible because the electric field would exceed E_B . In practice, the frequency limit derived by Johnson has not been reached. For technological reasons, Si is preferred to Ge and GaAs for microwave bipolar transistors. The technological superiority of Si is due mainly to the ability of silicon dioxide to act as a diffusion mask and the ability to etch very fine patterns in this oxide. The oxides of Ge and GaAs are not as stable as silicon dioxide and for these semiconductor materials chemical vapor deposited silicon dioxide and silicon nitride, when used as a diffusion mask or as an insulating material, produced results inferior to thermally grown silicon dioxide on silicon. Much progress in GaAs technology has been achieved in the last few years. Another reason why Si material is preferred is its good thermal conductivity which is a factor of two better than GaAs. Good thermal conductivity is an important concern, especially in high-power applications.

Bipolar junction transistors have the following advantages which assure their place in the microwave power semiconductor device family:

1. Due to their three-terminal configuration, their application, particularly as amplifiers or switching devices, is much easier and the corresponding circuits much simpler than for two-terminal devices.
2. Due to their operation with both majority- and minority-carrier types, very high local current density can be reached, much higher than in the majority-carrier devices.

3. The operating power efficiency is high, particularly for Class C amplifiers.

4. The operational bandwidth is large, particularly for Class A amplifiers.

5. The power gain in amplifier operation is relatively high.

6. Signal distortion is lower than in two-terminal devices. Noise level is lower than in avalanche diodes.

7. With present Si technology, good output power can be obtained in the X-band frequency range.²⁶

1.1.2 Controlled-Avalanche Transit-Time Triode (CATT) Devices.

Diodes, and in particular the IMPATT, which is an acronym for impact ionization avalanche transit time, have relatively simple configurations and operate close to the well-known Johnson⁸ material parameter limitation. Transistors, however, perform well below the material limit, in spite of considerable effort to optimize their configurations and the great advancement made in Si technology. On the other hand, three-terminal devices have many advantages over diodes as mentioned previously. A new three-terminal device was proposed by Yu et al.²⁷ in 1974. This new device was named CATT, an acronym for controlled-avalanche transit-time triode. It is self-evident from its name that this device utilizes both avalanche multiplication and transit time. In designing a BJT device, avalanche multiplication has always been associated with junction breakdown and was always avoided in amplifier applications. Incorporation of avalanche multiplication into the BJT device is important for several design applications.²⁸⁻³⁰ For a large number of circuits, transistor junction breakdown is used to provide a reference voltage.


An ability to model such operation is desirable. For other applications, circuit performance under surge conditions must be determined. Possible malfunctions due to second breakdown can only be determined if an avalanche model is first established. Another reason for investigating avalanche multiplication is that when a BJT is biased in the avalanche multiplication region, a negative differential resistance between collector and emitter may exist. This part of the characteristic, commonly named the avalanche region, may be used for fast switching applications.³¹ In power amplifier applications, it has been established that BJTs having long collector regions, i.e., large junction breakdown voltages, can be desirable, but it was not until the discovery of the CATT device by Yu et al.^{27,32-34} that both avalanche multiplication and collector transit time were actively used to advantage in power amplifiers. In 1974, Winstanley and Carroll³⁵ proposed the IMPISTOR, a transistor with an IMPATT-like collector region, for which Yu et al. have suggested the name CATT. Carroll³⁶ discussed three possible modes of operation for the avalanche transit-time transistor: (1) the multiplication mode, (2) the negative impedance mode, and (3) the pulse mode. The modes move progressively through the phenomena of avalanche multiplication, IMPATT negative conductance combined with multiplication, and voltage collapse and high current pulses associated with TRAPATT operation. The multiplication mode will be studied in this report. Quang,³⁷ in 1975, presented a lumped-distributed small-signal equivalent circuit for an IMPISTOR in the negative impedance mode. In 1976, Lefebvre et al.³⁸ utilized a computer program developed for high-efficiency IMPATT diodes to investigate the influence of a thermionic-type injected current on the dynamic operating conditions and performance of GaAs

IMPATT diodes. The work showed that interesting results can be obtained in X-band and the practical realization of such a device would be possible by using a CATT operating in the negative impedance mode.


1.2 Basic Properties of CATT Devices

1.2.1 Collector Structures of CATT Devices. The various structures are described in terms of the avalanche region width w_{av} , the avalanche region doping density N_{av} , the drift region doping density N_{drift} , and the drift region width w_D . The LO-HI-LO doping profiles also include the total concentration of carriers in the charge clump per unit area Q_c . The doping and electric field profiles for various common CATT collector structures are shown in Fig. 1.1 along with the parameters that are used to describe their characteristics.

1.2.2 Principles of Operation of CATT Devices. The CATT device operates in a manner similar to that of a bipolar junction transistor. In an n-type CATT device, whose structure is shown in Fig. 1.2, electrons and holes are injected across the forward-biased emitter-base junction. The majority of the injected electrons, minority carriers in the base region, diffuse across the neutral base region and then the electric field, set up by the base-collector reverse bias, draws them into the collector region. A small percentage of the emitter-injected electrons are lost in the base region through carrier recombination. Electrons that are drawn into the collector region first undergo avalanche multiplication in the high-field portion of the collector region and then drift across the depleted low-field portion. While making a transit across the collector depletion region, a current is induced at the collector terminal. Unlike the bipolar junction transistors whose




DOPING PROFILE



ELECTRIC FIELD PROFILE

(a) UNIFORM STRUCTURE




DOPING PROFILE




ELECTRIC FIELD PROFILE

(b) HI-LO STRUCTURE



DOPING PROFILE



ELECTRIC FIELD PROFILE

(c) LO-HI-LO STRUCTURE

FIG. 1.1 DOPING AND ELECTRIC FIELD PROFILES OF VARIOUS CATT COLLECTOR STRUCTURES.




FIG. 1.2 SCHEMATIC STRUCTURAL DIAGRAM OF A CATT DEVICE.

common-base current gain is always less than unity, carrier multiplication in the CATT device results in a current gain of the order of two to ten. With the proper doping profile, a long collector structure allows the sustenance of a very large RF voltage across the collector depletion region. The CATT amplifiers develop additional power gain through avalanche multiplication and by the use of transit time in the collector. Consequently, the power gain can be much higher than for a bipolar junction transistor having an equivalent emitter-base structure, or for the same gain at a higher frequency.

Structurally, the n-type CATT device is similar to an npn bipolar junction transistor except for two major differences, as shown in Fig. 1.2. The collector has a high-field avalanche multiplication region in which the emitter injected electrons are multiplied and a long drift region. It should be noted that the long drift region is used to provide proper timing for the avalanche multiplication of the emitter injected electrons, besides providing the collector with a large RF voltage capability. If the load impedance is a high-Q tank circuit whose resonant frequency equals the emitter-base signal frequency, the induced current waveform of a common-base Class C CATT device is such that its fundamental component is automatically π rad out of phase with the near-sinusoidal collector RF voltage regardless of the collector transit angle θ_T . The induced current waveform is always centered around the phase angle $3\pi/2$ rad of the RF voltage waveform. On the one hand, if the collector region is narrow, the induced current waveform will be narrow and the collector efficiency, which is defined as the ratio of signal power to dc input, is high. On the

other hand, the emitter injected electrons will enter the avalanche multiplication region at a time when the voltage across the collector region is low and not many electron-hole pairs will be generated. Limited by a narrow induced current waveform and small current multiplication, a CATT device with a narrow collector region will not be able to produce very much RF power. If the collector transit angle is greater than π rad, the emitter injected electrons will enter the avalanche multiplication region at a time when the voltage across the collector region is high and carrier multiplication will be large. A collector transit angle greater than π rad implies that there is conduction current flowing during the positive half-cycle of the collector RF voltage which means energy dissipation instead of power generation. The collector efficiency is poor for large collector transit angle situations. An optimum operating condition seems to be when the collector transit angle is approximately π rad.

It should be noted that the collector RF voltage is initiated by the entering of emitter injected electrons into the collector. This is because the bias voltage, as seen by the collector, drops when the collector current flows in the external load, whereas in the IMPATT diode, the current waveform is initiated by the device voltage which is the superposition of a large RF voltage over a dc bias which is only slightly below the device junction breakdown voltage. If the space-charge effect is ignored, theoretically, a pulse of charge is always injected into the low-field drift region at the time when the phase angle of the IMPATT RF voltage is close to π rad, regardless of the drift region transit angle. The collector voltage and induced current

waveforms of a CATT device and those of an IMPATT are very similar when the drift region transit angle is approximately π rad and they are different when the drift region transit angle differs significantly from π rad.

The upper limit on the collector voltage is approximately the base-collector junction breakdown voltage V_B . Actually, the collector voltage can exceed V_B slightly for a short duration of time. The lower limit on the collector voltage is the voltage needed to sustain electrons at approximately the scattering limited velocity during its entire transit across the depleted collector region. For high-power applications, the optimum base-collector dc bias is such that the collector can have a large avalanche multiplication factor and a large RF voltage simultaneously. If the dc bias is increased above the optimum value, although the current gain would be increased, the amplitude of the collector RF voltage will be decreased due to the upper limit set by V_B . If the dc bias is decreased below the optimum value, current gain would definitely be decreased and possibly the amplitude of the collector RF voltage would also decrease due to the lower limit set by the voltage required to maintain carriers at the scattering limited velocity. At optimum dc bias, the avalanche multiplication factor of a typical CATT device ranges from two to ten rather than a million as in the IMPATT diode. Therefore, when the emitter is not injecting carriers into the collector, the collector current equals approximately ten times the thermally generated reverse saturation current. A significant conduction current exists in the collector only when the emitter-base junction is forward biased. This is why it is called a controlled-avalanche transit-time triode.

The CATT is a complicated device for several reasons. The seemingly simple avalanche multiplication process as employed, for example, in avalanche photodiodes³⁹ becomes much more complex in CATT devices due to the large RF voltage swing. The CATT is complex for another reason. The avalanche multiplication generated holes will feed back into the base region and constitute a negative recombination base current component. This phenomenon results in a more uniform emitter current injection and better use of the emitter finger area than for bipolar junction transistors. If the feedback hole current is large enough the polarity of the base current is reversed. Pinch-in phenomena rather than pinch-out phenomena in the base region would occur if the carrier multiplication is large.

When the collector transit angle equals π rad, the signal carriers are injected at or near the time when the RF voltage equals V_{T_0} , where V_{T_0} is the average value of the base-collector terminal voltage, if the space-charge effect is negligible; the avalanche multiplication process is, therefore, almost independent of the RF voltage amplitude. This is an essential condition for a linear amplifier. It should also be pointed out that nonlinearity in the CATT is due mainly to the exponential turn on of the emitter-base junction as in the BJT. To a certain extent this nonlinearity is alleviated in the CATT due to the fact that the space charge will cause the effective avalanche multiplication to decrease as the input signal level is increased. This leads to a wider dynamic range.

1.2.3 Comparison of Collector Efficiencies in BJT, CATT and IMPATT Devices. For the induced collector current and voltage waveforms

shown in Fig. 1.3, denoted by I_T and V_T , respectively, the output power is given by

$$P_{out} = \frac{1}{2\pi} \int_0^{2\pi} I_T(\omega t) V_{RF} \sin \omega t \, d\omega t \quad (1.1)$$

or

$$P_{out} = \frac{I_{Tmax} V_{RF}}{2\pi} [\sin(\theta_{inj} + \theta_T) - \sin \theta_{inj}] \quad (1.2)$$

where V_{RF} is the amplitude of the collector RF voltage, I_{Tmax} is the maximum induced collector current level and θ_{inj} is the phase difference between the injected current pulse and the collector RF voltage. The dc collector current level can be found by averaging the induced current level as follows:

$$\begin{aligned} I_{Tdc} &= \frac{1}{2\pi} \int_0^{2\pi} I_T(\omega t) \, d\omega t \\ &= I_{Tmax} \frac{\theta_T}{2\pi} \end{aligned} \quad (1.3)$$

By using Eqs. 1.2 and 1.3, the collector efficiency can be expressed as

$$\begin{aligned} \eta_c &= \frac{P_{out}}{P_{dc}} \\ &= \frac{V_{RF}}{V_{T0}} \frac{\sin(\theta_{inj} + \theta_T) - \sin \theta_{inj}}{\theta_T} \end{aligned} \quad (1.4)$$




FIG. 1.3 VOLTAGE AND CURRENT WAVEFORMS IN THE CATT DEVICE.

(a) BASE-COLLECTOR TERMINAL VOLTAGE AND (b) INDUCED EXTERNAL CURRENT.

where P_{dc} is the dc input power. The waveforms of V_T and I_T for BJT, CATT and IMPATT devices are shown in Fig. 1.4. A negative P_{out} implies that RF power is being generated. Both the BJT and CATT devices are operating in Class C configuration and the load is a high-Q tank circuit whose resonant frequency is approximately equal to the signal frequency. The induced current waveform for the BJT is a short current pulse, because its collector region is narrow. A narrow collector region also implies that only a small RF voltage swing is allowed. From the induced current waveforms, it is expected that the CATT efficiency will be lower than that of the BJT due to the large transit angle requirement. The induced current waveforms of the CATT and IMPATT corresponding to various drift region transit angles are shown in Fig. 1.4. The maximum induced current level is assumed to be constant. For the CATT, θ_{inj} is always given by

$$\theta_{inj} = \pi - \frac{\theta_T}{2} \quad (1.5)$$

and Eqs. 1.2 and 1.4 become

$$P_{out} = - \frac{I_{Tmax} V_{RF}}{\pi} \sin \frac{\theta_T}{2} \quad (1.6)$$

and

$$\eta_c = - \frac{V_{RF}}{V_{T0}} \frac{\sin(\theta_T/2)}{\frac{\theta_T}{2}} \quad (1.7)$$

For the IMPATT, θ_{inj} is given by




FIG. 1.4 COLLECTOR RF VOLTAGE AND INDUCED CURRENT WAVEFORMS
OF BJT, CATT AND IMPATT DEVICES.

$$\theta_{inj} = \frac{\pi}{2} - \theta_{sc} , \quad (1.8)$$

where θ_{sc} is the injection phase delay due to the space-charge effect.

If the space-charge effect is ignored, $\theta_{sc} = 0$ rad and Eqs. 1.2 and

1.4 become

$$P_{out} \cong - \frac{I_{Tmax} V_{RF}}{2\pi} (1 - \cos \theta_T) \quad (1.9)$$

and

$$\eta_c = - \frac{V_{RF}}{V_{T0}} \frac{1 - \cos \theta_T}{\theta_T} . \quad (1.10)$$

Shown in Figs. 1.5 and 1.6 are plots of P_{out} and η_c as functions of θ_T at different values of θ_{inj} . The quantities of P_{out} and η_c are normalized in terms of $I_{Tmax} V_{RF}/\pi$ and V_{RF}/V_{T0} , respectively. Results indicate that the CATT P_{out} and η_c are higher than the IMPATT due to the fact that the induced current waveform of the CATT is always centered at $\theta = 270$ degrees. It is also noticed that the CATT 3-dB P_{out} and η_c bandwidths are wider than the IMPATT. As θ_{inj} decreases due to the space-charge effect, the IMPATT normalized P_{out} and η_c and their 3-dB bandwidths also decrease.

1.3 State of the Art of BJT and CATT Amplifiers

Electrical characteristics and performance of microwave power transistors depend first on the operational mode, i.e., amplifier, oscillator, and switching, and second on the operational class, generally Class C or A, in the amplifier and oscillator cases. On the other




FIG. 1.5 NORMALIZED P_{out} CURVES OF CATT AND IMPATT DEVICES AT DIFFERENT θ_{inj} .




FIG. 1.6 NORMALIZED COLLECTOR EFFICIENCY CURVES OF CATT AND IMPATT DEVICES AT DIFFERENT θ_{inj} .

hand, frequency power performances are influenced through the packaging condition. The transistor dynamic characteristics can be seriously degraded through the package inductances and capacitances. Making external input and output matching at microwave frequencies is extremely difficult. The first attempt to eliminate this drawback was to reduce these inductances and capacitances as much as possible. Two more sophisticated solutions were developed recently. The first consists of input and output matching within the transistor packaging, the so-called chip carriers; the second does away with the package and introduces transistors directly in a microwave integrated circuit called MIC.^{40,41} The first type is commercially available; the second is currently under commercial development.

The bipolar power transistors have been developed primarily for Class C applications, because in this class of operation both power and efficiency attain their highest values. However, in recent years the field of application of the BJT has been extended to Class A, with a view to reduce the nonlinearity and noise figures. The output power of the Class A BJT is also characterized by a large bandwidth and gain flatness.

Tables 1.1 and 1.2 give the electrical characteristics of BJTs for Class C amplifier and oscillator operation and the performance of Class C BJT microwave power amplifiers.⁴² Similarly, Tables 1.3 and 1.4 give the electrical characteristics of BJTs in Class A amplifier and oscillator modes and the performances of Class A BJT microwave power amplifiers.⁴² The results in Tables 1.1 through 1.4 represent the state of the art in 1977. More recently, a Si power BJT for use

Table 1.1

Electrical Characteristics of Microwave Power Bipolar
Transistors (Commercially Available) for Class C
Amplifier and Oscillator Operations (Teszner and Teszner⁴²)

	Frequency Range (GHz) <u>1-4.5</u>
Collector-base breakdown voltage, BV_{CBO} (V)	35-70
Collector-emitter breakdown voltage with shunted BE junction, ^a BV_{CER} (V)	35-60
Collector-emitter breakdown voltage (with opened BE junction), BV_{CEO} (V)	15-40
Emitter-base breakdown voltage, BV_{EBO} (V)	2-4
Collector-emitter continuous voltage, V_{CE} (V)	12-28 ^b
Emitter metal finger average current density, I_{Emfa} (A cm ⁻²)	- 5×10^4 - 5×10^5

a. The shunting must be of sufficiently low resistance to limit the minority carrier injection as much as possible.

b. For CW operation; in pulsed-wave operation, V_{EC} is generally increased, up to 40 V.

Table 1.2

Electrical Performances of Microwave Power Bipolar
Transistors, with or Without Internal Matching,
for Class C Amplifier Operation^a (Teszner and Teszner⁴²)

	Frequency Range (GHz)								
Amplifier transistor chip	1	2	4	4.2	4.5	6	8	10	
Output power in CW operation, ^b P _{outmax} (W)	35	20	5	7 ^f	3 ^d	1 ^e	1.5 ^g	1.2 ^h	1 ^h
Amplifier power added efficiency, ^c η (percent)	60	50	30	33 ^f	40 ^d	25 ^e	36 ^g	24 ^h	20 ^h
Power gain PG (dB)	10	10	5	7 ^f	4 ^d	4 ^e	4.5 ^g	5 ^h	4.4 ^h

- a. The data given up to 4 GHz concern commercially available transistors, of both types, with or without internal matching.
- b. In pulsed-wave operation, an output power level of 150 W (duty cycle - 1 percent) at 1 GHz with PG = 10 dB is obtained with commercially available transistors (V_{CE} being increased to 40 V).
- c. The η values indicated here correspond to the P_{outmax} ; however, some higher values have been obtained for lower P_{out} ; in particular, at 1 GHz, η goes up to 65 percent and at 2 GHz, up to 60 percent.
- d. Internally matched devices.
- e. Devices without internal matching.
- f. Experimental.
- g. Experimental.
- h. Experimental.

Table 1.3
Electrical Characteristics of Microwave Power Bipolar Transistors
(Commercially Available) for Class A Amplifier and
Oscillator Operations (Teszner and Teszner⁴²)

	Frequency Range (GHz) <u>1-4</u>
Collector-base breakdown voltage, BV_{CBO} (V)	≥ 40
Collector-emitter breakdown voltage, BV_{CEO} (V)	$\geq 15^a$
Emitter-base breakdown voltage, BV_{EBO} (V)	≥ 3
Collector-emitter continuous voltage, V_{CC} (V)	≥ 15
Collector-emitter continuous current, I_{CC} (mA)	≥ 50

a. For BV_{CER} , the values approximate BV_{CBO} .

Table 1.4
Electrical Performances of Microwave Power Bipolar
Transistors, Without Internal Matching, for
Class A^a Amplifier Operation^b (Teszner and Teszner⁴²)

	<u>Frequency Range (GHz)</u>				
	<u>1</u>	<u>2</u>	<u>3</u>	<u>4</u>	<u>6</u>
Amplifier transistor chip output power in CW operation, P_{outmax} (W)	6	3	1.2	0.8	0.8
Amplifier power efficiency, η (percent) ^c	-30	-25	-20	-15	-17
Power gain PG (dB) ^c	10	10	8	6	4

- a. A linear amplifier operating in Class B or AB with active broadband bias circuit has been developed in the laboratory. Compared with Class A amplifiers it would provide for identical I/C (intermodulation ratio) = - 20 dB, an efficiency ~ 2 times higher (15.5 vs. 8.5 percent) with PG = 10 dB, $P_{out} = 0.4$ W at 4 GHz. This efficiency ratio seems to be increased for lower I/C; thus it becomes ~ 5 for I/C = - 30 dB, but with η decreasing to 12 and 2.2 percent, respectively, and proportionately P_{out} . However, all the efficiencies quoted remain low compared with the efficiencies of commercially available devices given above.
- b. The data given up to 4 GHz apply to commercially available transistors. The data given in the last column are for an experimental model, under laboratory development. In both cases the output power is obtained at 1 dB gain compression.
- c. The η and PG values correspond to P_{outmax} .

at X-band has been developed using e-beam and ion implantation.²⁶ The BJT has a bar size of $0.5 \times 1 \text{ mm}^2$ and consists of four $27.5 \times 75 \text{ }\mu\text{m}^2$ active cells. The combined output power of four cells operating in Class C configuration is nearly 2 W CW at 8 GHz and almost 1.5 W CW at 10 GHz.

Experimental data on Class C CATT amplifiers is very limited. The only published results are those by Yu et al.^{27,33} They demonstrated the feasibility of a CATT amplifier both theoretically and experimentally from 0.5 to 4 GHz. An S-band CATT device with an emitter periphery to active base area ratio of $3.3 \times 10^3 \text{ in}^{-1}$ achieved a gain of 13 dB at a pulsed power output of 12 W and 28 percent power added efficiency when operated at 2 GHz. The gain at this operating point was 11 dB higher than its equivalent BJT transistor. Experimental results indicate that the impedance levels and Q values of the CATT are favorable for impedance matching, power combining and instantaneous bandwidth operation with useful gain.

1.4 Outline of the Present Study

The objective of this study is to investigate the theoretical capability of Class C CATT amplifiers and to compare them with BJT amplifiers. Analytical equations, circuit models and computer simulations are used to determine dc, small-signal, and large-signal behavior.

In Chapter II a computer program is developed which calculates the dc avalanche multiplication factor as a function of collector structure, base-collector dc bias and material parameters. Information concerning optimum collector structure for large-signal operation and suitability of various materials can be obtained.

In Chapter III analytical dc and small-signal models for CATT devices are given. Computer solutions of the analytical models are given and the results are discussed.

In Chapter IV a large-signal computer simulation is developed. The simulation calculates the RF output power and efficiency and many other parameters. Detailed descriptions of the numerical algorithms and the computer programs are given.

In Chapter V large-signal results are obtained for a series of X-band CATT and BJT devices. The computer results for both devices are given, discussed and compared.

In Chapter VI a summary of this study is given and suggestions for further work are described.

CHAPTER II. MATERIAL PARAMETERS AND THE DC

AVALANCHE MULTIPLICATION FACTOR

2.1 Introduction

As mentioned previously, an ideal CATT device should have a dc bias point at which both a significant avalanche multiplication factor and a large RF voltage across the base-collector terminal can result. A simple computer program called AVALAN was developed which provides information on the dc avalanche multiplication factor M_{A_0} as a function of the dc base-collector terminal voltage V_{T_0} , the punch-through voltage V_{PT} , the breakdown voltage V_B , the sustaining voltage V_{sus} and the electric field (E) distribution in the collector depletion region. In this chapter the material parameters, the avalanche multiplication factor and the electric field distribution for devices of different materials and various structures are given and comparisons are made. The effects of device temperature and space charge are also described here.

2.2 Material Parameters

The material parameters required to calculate M_{A_0} , V_{PT} , V_B , V_{sus} and E are α_n , α_p , ϵ , E_{sus_n} and E_{sus_p} , where α_n and α_p are the electron and hole ionization rates, respectively, ϵ is the dielectric permittivity, and E_{sus_n} and E_{sus_p} are the electric fields required to sustain electrons and holes at their saturation velocities. These values for Si and GaAs are listed in Tables 2.1 and 2.2. Shown in Fig. 2.1 is the dc avalanche multiplication factors of two n-type Si devices, where electrons initiate the avalanche process. Figure 2.2 shows the dc avalanche multiplication factors for two p-type Si devices, where holes initiate the

Table 2.1

Material Parameters for Si ($\epsilon = 1.04477 \times 10^{-12}$ F/cm,

$$E_{\text{sus}_n} = 2 \times 10^4 \text{ V/cm}, E_{\text{sus}_p} = 6 \times 10^4 \text{ V/cm}, \alpha(E) = A \exp[-(b/E)] \text{ cm}^{-1}$$

Holes		Electrons		Electric Field Field (kV/cm)	Reference
A_p (cm ⁻¹)	b_p (V/cm)	A_n (cm ⁻¹)	b_n (V/cm)		
<u>T = 27°C</u>					
2.25 x 10 ⁷	3.26 x 10 ⁶	3.8 x 10 ⁶	1.75 x 10 ⁶	200-500	Lee et al. ⁴⁴
2 x 10 ⁶	1.97 x 10 ⁶			200-530	Grant ⁴³
5.6 x 10 ⁵	1.32 x 10 ⁶			530-770	
		2.6 x 10 ⁶	1.43 x 10 ⁶	200-240	
		6.2 x 10 ⁵	1.08 x 10 ⁶	240-530	
		5 x 10 ⁵	9.9 x 10 ⁵	530-770	
<u>T = 200°C</u>					
1.0 x 10 ⁷	3.2 x 10 ⁶	1.8 x 10 ⁶	1.64 x 10 ⁶	200-500	Lee et al. ⁴⁴
2 x 10 ⁶	2.166 x 10 ⁶			200-530	Grant ⁴³
5.6 x 10 ⁵	1.516 x 10 ⁶			530-770	
		2.6 x 10 ⁶	1.661 x 10 ⁶	200-240	
		6.2 x 10 ⁵	1.311 x 10 ⁶	240-530	
		5 x 10 ⁵	1.221 x 10 ⁶	530-770	

Ionization Rates for Electrons and Holes

$$\alpha = (1/\lambda) \exp [(11.5r^2 - 1.17r + 3.9 \times 10^{-4})x^2 + (46r^2 - 11.9r + 1.75 \times 10^{-2})x - 757r^2 + 75.5r - 1.92] ,$$

$$\text{where } r = \langle \epsilon_r \rangle / \epsilon_i , \quad x = \epsilon_i / \epsilon_r \lambda E , \quad \epsilon_r = 0.063 \text{ eV} ,$$

$$\langle \epsilon_r \rangle / \epsilon_r = \tanh(\epsilon_r / 2kT) = \lambda / \lambda_0 ,$$

$$\epsilon_i = 1.5 \times [1.16 - 7.02 \times 10^{-4} \times T^2 / (T + 1108)] ,$$

$$\lambda_0 = 76 \text{ \AA} \text{ for electrons and } \lambda_0 = 47 \text{ \AA} \text{ for holes} .$$

Crowell and Sze⁴⁵

Table 2.2

Material Parameters for GaAs ($\epsilon = 1.10675 \times 10^{-12}$ F/cm, $E_{\text{gum}} = 3 \times 10^3$ V/cm,
 $E_{\text{gum},p} = 3 \times 10^3$ V/cm, $\alpha(E) = A \exp [-(b/E)^{1/2}] \text{ cm}^{-1}$);

n	Holes		Electrons		Reference
	$A_p (\text{cm}^{-1})$	$b_p (\text{V/cm})$	$A_n (\text{cm}^{-1})$	$b_n (\text{V/cm})$	
2	$2 \times 10^5 \times [1 + (T-300) \times 7 \times 10^{-4}]$	$5.5 \times 10^5 \times [1 + (T-300) \times 1.2 \times 10^{-3}]$	$2 \times 10^5 \times [1 + (T-300) \times 7 \times 10^{-4}]$	$5.5 \times 10^5 \times [1 + (T-300) \times 1.2 \times 10^{-3}]$	Hall and Leck ⁴⁶
<u>T = 27°C</u>					
1	3.6×10^8	2.9×10^6	1.2×10^7	2.3×10^6	Stillman et al. ⁴⁷
<u>T = 200°C</u>					
2	3.15×10^5	8×10^5	3.15×10^5	8×10^5	Constant et al. ⁴⁸




FIG. 2.1 DC AVALANCHE MULTIPLICATION FACTORS CORRESPONDING TO VARIOUS IONIZATION RATES FOR ELECTRONS AND HOLES AT 27°C FOR TWO n-TYPE Si COLLECTOR STRUCTURES, WHERE ELECTRONS INITIATE THE AVALANCHE PROCESS. (UNIFORMLY DOPED COLLECTOR STRUCTURES)




FIG. 2.2 DC AVALANCHE MULTIPLICATION FACTORS CORRESPONDING TO VARIOUS IONIZATION RATES FOR ELECTRONS AND HOLES AT 27°C FOR TWO p-TYPE Si COLLECTOR STRUCTURES, WHERE HOLES INITIATE THE AVALANCHE PROCESS. (UNIFORMLY DOPED COLLECTOR STRUCTURES)

avalanche process. The ionization rates of electrons and holes used are those reported by Grant,⁴³ Lee et al.,⁴⁴ and Crowell and Sze.⁴⁵ Grant's ionization rates give the lowest breakdown values. Figure 2.3 shows the dc avalanche multiplication factors of two n-type GaAs devices where electrons initiate the avalanche process. The ionization rates used are those obtained by Hall and Leck,⁴⁶ Stillman et al.⁴⁷ and Constant et al.⁴⁸ The breakdown values obtained by using Hall and Leck's ionization rates are lower. The impact avalanche ionization rates are very important in determining the characteristics of CATT devices, but there is some dispute about their precise values and electric field dependence.

2.3 Dc Multiplication of Charge Carriers in n-Type and p-Type Si and n-Type GaAs CATT Devices

2.3.1 Derivation of the Analytical Expression for the Dc Avalanche Multiplication Factor of CATT Devices.

An n-type CATT device is shown in Fig. 2.4. The electron current I_{nB} represents the electron carriers injected into the collector depletion region, which originated from the forward-biased emitter-base junction. While the electron particle current is flowing in the positive x-direction, the electronic current is positive in the negative x-direction. The dc time-independent continuity equations for electrons and holes in the collector depletion region are

$$\frac{dJ_n}{dx} - (\alpha_n J_n + \alpha_p J_p) = 0 \quad (2.1)$$

and

$$\frac{dJ_p}{dx} + (\alpha_n J_n + \alpha_p J_p) = 0 \quad (2.2)$$





FIG. 2.3 DC AVALANCHE MULTIPLICATION FACTORS CORRESPONDING TO VARIOUS IONIZATION RATES FOR ELECTRONS AND HOLES AT 200°C FOR TWO n-TYPE GaAs COLLECTOR STRUCTURES, WHERE ELECTRONS INITIATE THE AVALANCHE PROCESS. (UNIFORMLY DOPED COLLECTOR STRUCTURES)



1. $-I_{nE}$, Electron Particle Current Crossing the Forward-Biased Emitter-Base Junction
2. I_{pE} , Hole Particle Current Crossing the Forward-Biased Emitter-Base Junction
3. $-I_{nB}$, Component of $-I_{nE}$ which has Reached the Base Edge of the Collector-Base Depletion Region
4. Component of $-I_{nE}$ Lost in the Base Region Due to Carrier Recombination
5. $-I_T$, Total Collector Particle Current
6. I_{pB} , Feedback Hole Current Due to Avalanche Multiplication
7. $-I_{cns}$, Electron Reverse Saturation Current
8. I_{cps} , Hole Reverse Saturation Current

FIG. 2.4 SCHEMATIC OF THE ELECTRON AND HOLE PARTICLE CURRENT DISTRIBUTIONS IN A NORMALLY BIASED n-TYPE CATT DEVICE.
(ELECTRON PARTICLE CURRENTS HAVE OPPOSITE SENSES OF DIRECTION TO THAT OF ELECTRONIC CURRENTS)

respectively. When Eqs. 2.1 and 2.2 are added, the result is

$$\frac{d}{dx} (J_n + J_p) = 0 \quad (2.3)$$

which indicates that the total particle current J_T is constant, independent of the space coordinate x where $J_T \stackrel{\Delta}{=} J_n + J_p$. The following differential equation is obtained from Eqs. 2.1 through 2.3:

$$\frac{dJ_n}{dx} + (\alpha_p - \alpha_n)J_n = \alpha_p J_T$$

whose solution is

$$J_n(x) = \frac{J_T \int_0^x \alpha_p(x') \left(\exp \int_0^{x'} [\alpha_p(x'') - \alpha_n(x'')] dx'' \right) dx' + c}{\exp \int_0^x [\alpha_p(x') - \alpha_n(x')] dx'} , \quad (2.4)$$

where the constant c is determined by imposing the proper boundary conditions. The boundary conditions are

$$J_n(0) = J_{c_{ns}} + J_{nB}$$

and

$$J_p(w_T) = J_{c_{ps}} ,$$

where $J_{c_{ns}}$ and $J_{c_{ps}}$ are the collector reverse saturation currents. By using Eqs. 2.3 and 2.4 and the boundary conditions, the following expression can be obtained:

$$J_T = \frac{J_{c_{ps}} \exp \int_0^{w_T} (\alpha_p - \alpha_n) dx + J_{nB} + J_{c_{ns}}}{\exp \int_0^{w_T} (\alpha_p - \alpha_n) dx - \int_0^{w_T} \alpha_p \left(\exp \int_0^x [\alpha_p(x') - \alpha_n(x')] dx' \right) dx} ,$$

which can be further reduced to

$$J_T = \frac{J_{c_{ps}} \exp \int_0^{w_T} (\alpha_p - \alpha_n) dx + J_{nB} + J_{c_{ns}}}{1 - \int_0^{w_T} \alpha_n \left(\exp \int_0^x [\alpha_p(x') - \alpha_n(x')] dx' \right) dx} \quad (2.5)$$

by using the relation

$$\frac{d}{dx} \exp \int_0^x f(x') dx' = \left(\exp \int_0^x f(x') dx' \right) [f(x)] .$$

When the emitter-base junction is forward biased, the relation

$$J_{nB} \gg J_{c_{ps}} \exp \int_0^{w_T} (\alpha_p - \alpha_n) dx$$

is true for any base-collector reverse bias voltage up to a value significantly above the breakdown value. Therefore, Eq. 2.5 can be reduced to

$$J_T \approx M_{A_O} (J_{nB} + J_{c_{ns}}) , \quad (2.6)$$

where the dc avalanche multiplication factor is given by

$$M_{A_0} = \frac{1}{1 - \int_0^{w_T} \alpha_n \left(\exp \int_0^x [\alpha_p(x') - \alpha_n(x')] dx' \right) dx} \quad (2.7)$$

The expression in Eq. 2.7 is used to calculate the carrier multiplication and the breakdown voltage when the avalanche process is initiated by electrons as in n-type CATT devices.

For p-type CATT devices, where the avalanche process is initiated by holes, expressions for J_T and M_{A_0} can be similarly derived and they are

$$J_T = M_{A_0} (J_{pB} + J_{c_{ps}}) \quad (2.8)$$

and

$$M_{A_0} = \frac{1}{1 - \int_0^{w_T} \alpha_p \left(\exp \int_0^x [\alpha_n(x') - \alpha_p(x')] dx' \right) dx} \quad (2.9)$$

2.3.2 Dc Avalanche Multiplication Factor vs. V_T Characteristics in n-Type and p-Type Si and n-Type GaAs CATT Devices. A distinction can be made on the dc avalanche multiplication factor vs. the base-collector terminal voltage characteristic which depends on the amount of feedback in the avalanche process. This distinction is made clear by investigating three cases of n-type Si CATT devices. The first one is for the case where the ionization coefficients α_n and α_p are assigned realistic values. The second one is where the hole ionization

coefficient α_p is assigned to be equal to the electron ionization coefficient α_n , and the third one is where the hole ionization coefficient α_p is set to zero. In p-type Si CATT devices, the second and third cases are when α_n is assigned to be equal to α_p and when α_n is set to zero, respectively. For n-type devices, where in reality $\alpha_n > \alpha_p$, the second case represents a situation where the positive feedback in the avalanche process is artificially increased, and the dc avalanche multiplication rises more rapidly with increasing bias voltage. In this case, to achieve significant carrier multiplication, the bias voltage must be set very close to the breakdown value which, on the other hand, would severely limit the allowed RF voltage amplitude V_{RF} . For p-type Si devices, the second case represents a situation where the positive feedback in the avalanche process is artificially reduced since $\alpha_p < \alpha_n$ in reality and M_{A_0} rises slower with increasing bias voltage. The third case represents a situation, for both n-type and p-type devices, where there is no positive feedback in the avalanche process, and multiplication occurs during a single transit of the high field region. The multiplication factor M_{A_0} rises slowest in the third case in which, theoretically, the breakdown voltage is infinite. The various cases described previously are depicted in Figs. 2.5 and 2.6.

When the realistic ionization coefficients formulated by Crowell and Sze are used for Si and those by Hall and Leck are used for GaAs, M_{A_0} vs. V_T characteristics of several CATT devices whose collector regions are uniformly doped at various impurity levels are displayed in Figs. 2.7 through 2.9. The width of the collector regions




FIG. 2.5 CALCULATED M_A VS. V_T IN AN n-TYPE Si CATT DEVICE. ($v_T = 5 \times 10^{-4}$ cm, $N_C = 5 \times 10^{15}$ cm $^{-3}$ AND $T = 27^\circ\text{C}$)




FIG. 2.6 CALCULATED M_{AO} VS. V_T IN A P-TYPE Si CATT DEVICE. ($w_T = 5 \times 10^{15}$ cm,
 $N_C = 5 \times 10^{15}$ cm $^{-3}$ AND $T = 27^\circ\text{C}$)




FIG. 2.7 M_A VS. V_T CHARACTERISTICS OF n-TYPE SI CATT DEVICES WHOSE COLLECTOR REGIONS ARE UNIFORMLY DOPED. ($N_b = 1 \times 10^{16} \text{ cm}^{-3}$ AND $T = 27^\circ\text{C}$)




FIG. 2.8 M_A VS. V_T CHARACTERISTICS OF p-TYPE S1 CATT DEVICES WHOSE COLLECTOR REGIONS ARE UNIFORMLY DOPED. ($v_T = 4 \times 10^{-4} \text{ cm}$ AND $T = 27^\circ\text{C}$)




FIG. 2.9 M_{A0} VS. V_T CHARACTERISTICS OF n-TYPE GaAs CATT DEVICES
WHOSE COLLECTOR REGIONS ARE UNIFORMLY DOPED. ($v_T =$
 $4 \times 10^{-4} \text{ cm}$ AND $T = 27^\circ\text{C}$)

in all cases is 4×10^{-4} cm and the CATT devices in Figs. 2.7 through 2.7 are at 27°C. The breakdown voltage of each device can be approximately defined to be the V_T value at which M_{A_0} reaches 100. The optimum load for a Class C CATT amplifier is a high-Q tank circuit whose resonant frequency is tuned at the signal frequency. Injection of a sharp pulse of charge which traverses across the depleted collector region would result in an induced current waveform and an RF voltage V_T waveform as shown in Fig. 2.10. It is observed that at $\theta = 270$ degrees, V_T is minimum and the sharp pulse of charge is located spatially near the midpoint of the collector region. An estimation of the allowed minimum V_T of a uniformly doped collector structure is V_{sus} by definition and its value* is

$$V_{sus} = \frac{1}{2} w_{V_{sus}} E(0) , \quad (2.10)$$

where

$$w_{V_{sus}} = E(0) / (eN_c / \epsilon)$$

and

$$E(0) = \frac{1}{2} w_T \frac{eN_c}{\epsilon} + E_{sus} .$$

The electric field profile at $\theta = 270$ degrees and when V_T equals the minimum allowed value V_{sus} is shown in Fig. 2.10. The value of V_{sus}

* For HI-LO collector structures, the appropriate expressions for calculating V_{sus} are given in Section 2.3.3.




FIG. 2.10 INJECTED CURRENT, INDUCED CURRENT, TERMINAL VOLTAGE AND POSITION OF INJECTED CHARGE PULSE VS. PHASE, AND ELECTRIC FIELD PROFILE AT PHASE = $3\pi/2$ AND WHEN $V_T = V_{sus}$ IN A UNIFORMLY DOPED COLLECTOR REGION.

for each device is also indicated in Figs. 2.7 through 2.9. Voltages V_B and V_{sus} roughly represent the upper and lower limits on V_T . It is clear from the M_{A_O} vs. V_T characteristics that n-type CATT devices are more suitable for making high gain Class C amplifiers. For p-type Si devices, although their breakdown values are slightly higher than those of similarly structured n-type Si devices, their dc bias must be set much closer to the breakdown value in order to achieve significant carrier multiplication which severely reduces the allowed amplitude of V_T . Another disadvantage of p-type devices is their higher V_{sus} which again would limit the RF voltage amplitude. For n-type GaAs devices, although their V_{sus} are slightly lower than those of similarly structured n-type Si devices, their M_{A_C} vs. V_T characteristics are such that the dc bias must be set closer to the breakdown values.

Because of its favorable M_{A_O} vs. V_T characteristic and the advanced Si technology, the investigation of Class C CATT amplifiers was concentrated mainly on n-type Si devices. It should be noted that thus far space-charge effects were ignored in determining the M_{A_O} vs. V_T characteristic, V_B , V_{sus} and electric field profile. These effects will be examined briefly in Section 2.3.4. It should also be mentioned that the V_B determined from the M_{A_O} vs. V_T characteristic is higher than the actual V_B because the effect of the base-collector junction curvature^{49,50} on V_B is ignored.

2.3.3 Effects of Collector Structure on M_{A_O} vs. V_T Characteristic of n-Type Si CATT Devices. In this section, the effects of changing the doping density N_{av} in the high doping region of HI-LO

collector structures, the effect of changing the doping density N_{drift} in the drift region, and the effects of changing the length w_D of the drift region on the dc M_{A_0} vs. V_T characteristic, V_B and V_{sus} are studied. In actual large-signal operation, V_T can be significantly higher than V_B and slightly lower than V_{sus} , but the voltages V_B and V_{sus} can serve as a guide for the upper and lower limits of V_T . The large-signal power gain, to the first-order approximation, is proportional to the product of M_{A_0} and V_{RF} , where V_{RF} is the amplitude of the RF base-collector terminal voltage, and its value is dependent on both the M_{A_0} vs. V_T characteristic and the base-collector dc bias. The dc bias is chosen to maximize the product of M_{A_0} and V_{RF} but it must not be lower than V_{PT} in order to avoid large collector resistance due to the undepleted high-resistivity collector region.

V_{sus} , the minimum V_T allowed, for HI-LO collector structures is given by

$$V_{\text{sus}} = \frac{1}{2} \left[[E(0) + E(w_{\text{av}})] \times w_{\text{av}} + \frac{1}{2} E(w_{\text{av}}) \times w_{V_{\text{sus}}} \right], \quad (2.11)$$

where

$$E(w_{\text{av}}) = \frac{eN_{\text{drift}}}{\epsilon} \times \left(\frac{w_T}{2} - w_{\text{av}} \right) + E_{\text{sus}},$$

$$E(0) = \frac{eN_{\text{av}}}{\epsilon} \times w_{\text{av}} + E(w_{\text{av}})$$

and

$$w_{V_{\text{sus}}} = E(w_{\text{av}}) \times \epsilon / (eN_{\text{drift}}).$$

The doping profile and the electric field profile at a phase angle = $3\pi/2$ and $V_T = V_{sus}$ are shown in Fig. 2.11.

The space-charge effect and the effect of the base-collector junction curvature are ignored. All devices are operated at 270°C.

2.3.3a Effects of Different Doping Densities N_{av} . It can be seen from Fig. 2.12 and the data in Table 2.3 that V_{RF} varies with V_{bias} , the base-collector dc bias. At optimum V_{bias} , devices with higher N_{av} have lower V_{RF} , but M_{A_O} is higher for devices with higher N_{av} . The device with $N_{av} = 2 \times 10^{16} \text{ cm}^{-3}$ appears to be most suitable for making a high RF power gain amplifier since it has the highest $M_{A_O} - V_{RF}$ product. Moreover, the optimum dc bias is lower for devices with higher N_{av} which means lower dc power dissipation in the collector region at equal dc collector current densities. When N_{av} equals $3 \times 10^{16} \text{ cm}^{-3}$ or higher, V_{PT} is even higher than V_B .

When the space-charge effect is incorporated into the analysis, as is done in Section 2.3.4, M_{A_O} decreases significantly with increasing dc collector current density while V_B and V_{RF} increase. Therefore, the optimum V_{bias} and N_{av} will be different from the values extracted from Fig. 2.12.

2.3.3b Effects of Different Doping Densities N_{drift} . From Fig. 2.13 and Table 2.4, it is clear that devices with higher N_{drift} have higher V_{PT} and V_{sus} and lower V_B . Therefore, higher N_{drift} implies lower V_{RF} . From the data in Table 2.4, the optimum V_{bias} for a device with $N_{drift} = 5 \times 10^{14} \text{ cm}^{-3}$ appears to be only slightly below V_B . At $V_{bias} = 65 \text{ V}$, V_{RF} is only 2 V but M_{A_O} is approximately 60 and the $M_{A_O} - V_{RF}$ product is higher than that corresponding to lower V_{bias} .




FIG. 2.11 DOPING PROFILE OF A HI-LO COLLECTOR REGION AND
THE ELECTRIC FIELD PROFILE AT A PHASE ANGLE = $3\pi/2$
AND WHEN $V_T = V_{sus}$.




FIG. 2.12 DEPENDENCE OF M_{A_0} VS. V_T CHARACTERISTIC ON
 N_{av} . (n-TYPE, Si, $v_{av} = 1 \times 10^{-4}$ cm, $K_{drift} =$
 $2 \times 10^{15} \text{ cm}^{-3}$, $v_D = 3 \times 10^{-4}$ cm AND $T = 23^\circ\text{C}$)

Table 2.3

V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.12)

Devices: n-Type, Si, $w_{av} = 1 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm $^{-3}$,
 $w_D = 3 \times 10^{-4}$ cm, $T = 27^\circ\text{C}$ and Different N_{av}

$$N_{av} = 7.5 \times 10^{15} \text{ cm}^{-3}$$

V_{bias} (V)	V_{RF} (V)	M_{A_0}	$M_{A_0} \times V_{RF}$
28.7	13.7	1.0	13.7
50	35	1.1	38.5
55	40	1.15	46
60	36	1.23	44.3
70	26	1.59	41.3
80	16	2.45	39.3
90	6	6.2	37.2

$$N_{av} = 1 \times 10^{16} \text{ cm}^{-3}$$

30.6	13.6	1.01	13.7
40	23	1.09	25.1
50	33	1.23	40.6
55	35	1.35	47.3
60	30	1.5	45
70	20	2.2	44
85	5	8.4	42

(Cont.)

Table 2.3 (Cont.)

$$N_{av} = 2 \times 10^{16} \text{ cm}^{-3}$$

38.3	13.7	3.45	47.3
40	15.4	3.9	60.1
42.5	12.5	4.75	59.3
45	10	6	60
50	5	12	60
52.5	2.5	21	52.5




FIG. 2.13 DEPENDENCE OF M_{A_0} VS. V_T CHARACTERISTIC ON N_{drift} . (n-TYPE, Si, $N_{\text{av}} = 2 \times 10^{16} \text{ cm}^{-3}$, $w_{\text{av}} = 1 \times 10^{-4} \text{ cm}$, $w_D = 3 \times 10^{-4} \text{ cm}$ AND $T = 23^\circ\text{C}$)

Table 2.4

Data V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.13)

Devices: n-Type, Si, $N_{av} = 2 \times 10^{16} \text{ cm}^{-3}$, $w_{av} = 1 \times 10^{-4} \text{ cm}$,
 $w_D = 3 \times 10^{-4} \text{ cm}$, $T = 27^\circ\text{C}$ and Different N_{drift}

$N_{drift} = 5 \times 10^{14} \text{ cm}^{-3}$

$V_{bias} \text{ (V)}$	$V_{RF} \text{ (V)}$	M_{A_0}	$M_{A_0} \times V_{RF}$
22.9	0	1.35	0
25	2.1	1.4	2.94
30	7.1	1.58	11.2
40	17.1	2.2	37.6
45	22.1	2.8	61.9
50	17	3.7	62.9
55	12	5.6	67.2
60	7	13.6	91
65	2	60	120

$N_{drift} = 2 \times 10^{15} \text{ cm}^{-3}$

38.3	13.7	3.45	47.3
40	15.4	3.9	60.1
42.5	12.5	4.75	59.3
45	10	6	60
50	5.5	12	66
52.5	3.5	21	73.5

In real situations, the space-charge effect drastically reduces M_{A_0} at high V_{bias} values and the optimum V_{bias} is significantly below V_B . From the data in Table 2.4, it appears that the lower N_{drift} the better. This is true in real situations only if the space-charge density does not exceed the collector impurity level significantly. Otherwise, the spatial direction of increasing electric field reverses.

2.3.3c Effects of Different Drift Region Widths. The effects of increasing the drift region width can be seen from the M_{A_0} vs. V_T characteristic in Fig. 2.14 and the data in Table 2.5. Longer collectors have higher breakdown values, but V_{PT} and V_{sus} are also higher. A device with $w_D = 7.5 \times 10^{-4}$ cm has the largest V_{RF} . Although the device with $w_D = 1 \times 10^{-3}$ cm has the smallest V_{RF} because of its much larger M_{A_0} , it has the highest $M_{A_0} - V_{RF}$ product. The aforementioned space-charge effect will change this result. The drift region width which corresponds to the highest $M_{A_0} - V_{RF}$ product in real situations is shorter than 1×10^{-3} cm. In actual large-signal operation, the carrier multiplication factor is not only dependent on V_{bias} but is also dependent on V_{RF} and the injection angle θ_{inj} which is dependent on ω and w_D . The amplifier efficiency, maximum RF power output and RF power gain cannot be understood in terms of V_{bias} , M_{A_0} and V_{RF} alone. The large-signal operation of Class C CATT amplifiers is discussed in detail in Chapters IV and V.

2.3.4 Temperature and Space-Charge Effects in n-Type Si CATT Devices. The effect of device temperature^{45,48} can be seen from Fig. 2.15. The ionization rates of electrons and holes decrease with increasing temperature and therefore the breakdown voltage increases with increasing temperature.




FIG. 2.14 DEPENDENCE OF M_A VS. V_T CHARACTERISTIC ON w_D . (n-TYPE, Si, UNIFORMLY DOPED COLLECTOR REGION, $N_c = 2 \times 10^{15} \text{ cm}^{-3}$ AND $T = 23^\circ\text{C}$)

Table 2.5

V_{RF} and M_{A_0} at Different Dc Biases (Extracted from Fig. 2.14)

Devices: n-Type, Si, Uniformly Doped Collector, $N_c = 2 \times 10^{15} \text{ cm}^{-3}$,

$T = 27^\circ\text{C}$ and Different w_D

$$w_D = 2 \times 10^{-4} \text{ cm}$$

V_{bias} (V)	V_{RF} (V)	M_{A_0}	$M_{A_0} \times V_{RF}$
8	3.8	1.0	3.8
25	20.8	1.0	20.8
30	25.8	1.0	25.8
35	25	1.01	25.3
40	20	1.1	22
50	10	2	20
55	5	4	20

$$w_D = 3 \times 10^{-4} \text{ cm}$$

16.5	9.5	1.0	9.5
40	33	1.0	33
45	38	1.0	38
50	34	1.05	35.7
60	24	1.25	30
70	14	2.1	29.4
80	4	7.8	31.2

(Cont.)

Table 2.5 (Cont.)

$$w_D = 5 \times 10^{-4} \text{ cm}$$

42	27	1.0	27
60	45	1.0	45
65	50	1.0	50
70	52	1.0	52
80	42	1.12	47
95	27	1.5	40.5
110	12	3.2	38.4
120	2	15	30

$$w_D = 7.5 \times 10^{-4} \text{ cm}$$

90	60	1.12	67.2
95	61	1.17	71.4
100	56	1.23	66.9
120	36	1.8	64.8
140	16	4.25	68
150	6	10	60

$$w_D = 1 \times 10^{-3} \text{ cm}$$

150	20	5	100
155	15	6.1	91.5
160	10	10	100
165	5	16	80





FIG. 2.15 DEPENDENCE OF M_{A_0} VS. V_T CHARACTERISTIC ON TEMPERATURE. (n-TYPE, Si, UNIFORMLY DOPED COLLECTOR AND $w_T = 5 \times 10^{-4}$ cm)

The effect of space charge^{9,51} on M_{A_0} can be seen from Fig. 2.16. The upper limit on dc collector current density is dependent on N_{av} and N_{drift} . The electric field profile in a typical HI-LO collector is depicted in Fig. 2.17. As $J_{T_{dc}}$ increases while V_T is held constant, $E(w_{av})$ decreases. If the space-charge density is higher than N_{drift} , $E(w_T)$ is higher than $E(w_{av})$. If N_{av} is very high, $E(w_{av})$ at $J_{T_{dc}} = 0$ is low and it does not take a space-charge density much higher than N_{drift} to force $E(w_{av})$ below E_{sus} . If N_{drift} is very low, the electric field in the region $0 \leq x \leq w_{av}$ decreases rapidly with increasing $J_{T_{dc}}$ while V_T is held constant, therefore, M_{A_0} decreases rapidly with increasing $J_{T_{dc}}$. Moreover, the sign of dE/dx is reversed at lower $J_{T_{dc}}$ which means that $E(w_T)$ is higher than $E(w_{av})$. The condition that no significant carrier multiplication occurs near $x = w_T$ is violated at lower $J_{T_{dc}}$ for devices with lower N_{drift} . A situation could arise where the collector region near $x = 0$ becomes undepleted before $E(w_T)$ is sufficiently high to cause significant carrier generation. This collector current induced neutral region will effectively increase the effective neutral base region width and the base transport factor will decrease. This case is shown in Fig. 2.17 and corresponds to $J_{dc} = J_x$. The aforementioned space-charge effects have been demonstrated by applying AVALAN on various collector structures at different dc collector current densities.

2.4 Summary

This chapter contained the ionization rates of electrons and holes in Si and GaAs and comparisons of the dc avalanche multiplication factor vs. V_T characteristics of n-type and p-type Si and n-type GaAs CATT devices. n-type Si devices are found to have the most suitable



VOLTAGE ACROSS THE BASE-COLLECTOR TERMINAL, V

FIG. 2.16 EFFECTS OF SPACE CHARGE. (n-TYPE, Si, $w_{av} = 1 \times 10^{-4} \text{ cm}$, $N_{drift} = 2 \times 10^{15} \text{ cm}^{-3}$, $w_D = 3 \times 10^{-4} \text{ cm}$ AND $T = 23^\circ\text{C}$)




FIG. 2.17 DEPENDENCE OF THE ELECTRIC FIELD PROFILE ON
SPACE-CHARGE DENSITY, N_{av} AND N_{drift} .

$$(0 < J_1 < J_2 < J_3)$$

M_{A_0} vs. V_T characteristics for making high-gain CATT amplifiers. The effects of collector structural parameters, i.e., N_{av} , N_{drift} and w_D on M_{A_0} vs. V_T characteristics, were investigated and the effects of temperature and space charge were discussed.

CHAPTER III. DEVICE PHYSICS, DC AND SMALL-SIGNAL ANALYTICAL MODELS

3.1 Introduction

This chapter presents a discussion of the physics of CATT devices, a dc analytic model and a small-signal one. For the dc device model, the analytical expression for the avalanche multiplication factor, which was derived in Chapter II, is employed in describing the current multiplication phenomenon. The effects of high-level injection in the base region are ignored, but are included in the large-signal simulation model presented in Chapter IV. The dc space-charge effects in the collector region are included. The space-charge effects are different under RF operating conditions and they are considered in detail in Chapter IV. The electric field in the collector depletion region is assumed to be sufficient to sustain the carrier saturation velocity everywhere. The small-signal analytical model is derived from a first-order Taylor series expansion of dc quantities and equations about their quiescent values and the linearization of the resulting equations. This procedure, in general, produces coupled nonlinear ordinary differential equations in phasor space for the small-signal variables of interest: particle concentrations, particle currents, terminal voltages, etc. The small-signal analytical model does not only include the current multiplication phenomenon, but also the transit-time effect associated with the base-collector depletion region. The common-base y-parameters are derived and the unilateral power gain, maximum frequency of oscillation, operating power gain, transducer power gain, optimum source and load terminations,

Linville stability factor, and bandwidth are calculated. A brief discussion of the possibility of operating CATT devices as IMPATT diodes with variable equivalent thermally generated current is given.

3.2 Dc Analytical Model

3.2.1 Carrier Concentration in BJT and CATT Devices. The standard solution for carrier concentrations and currents in the field-free base region of a uniformly doped BJT or CATT structure under low-level injection was first presented by Shockley² in the classic paper that introduced the junction transistor in 1949. Shockley's transistor theory still serves as the foundation for all present-day theories of bipolar junction transistor operation including high-level injection, field-aided base transport, the Webster effect and Kirk effects. A one-dimensional uniformly doped npn structure is shown in Fig. 3.1. The minority carrier boundary conditions at the base edge of the emitter-base depletion region and at the base edge of the base-collector depletion region first introduced by Shockley are

$$n(w_2) = n_0 \exp(eV_{EB}/kT) \quad (3.1)$$

and

$$n(w_3) = n_0 \exp(-eV_T/kT) \quad , \quad (3.2)$$

respectively, under normal bias conditions, where V_{EB} is the emitter-base terminal voltage and n_0 is the thermal equilibrium concentration. Application of these expressions for the minority carrier boundary conditions to BJT and CATT devices with the emitter-base junction forward biased such that $n(w_2) \gg n_0$, the collector-base junction reverse biased such that $n(w_3) \ll n_0$, and with a base width greater than




FIG. 3.1 ONE-DIMENSIONAL npn TRANSISTOR STRUCTURE.

several Debye lengths⁵² yields a satisfactory description of carrier transport in the base region under low-level injection. The modification required in Eq. 3.1 under high-level injection is discussed in Chapter IV. If the boundary condition required for the analysis of the collector region is the minority carrier current density, Eqs. 3.1 and 3.2 are adequate. If the collector boundary condition required is the minority carrier density, Eq. 3.2 is not appropriate. The requirement that the minority carrier concentration at the base edge of the base-collector depletion region be less than the thermal equilibrium concentration, independent of the minority carrier current density, is disconcerting at best. An expression for the minority carrier concentration at the base edge of the base-collector depletion region, which would result in a smooth transition from diffusion transport to drift transport that the electrons must undergo in traversing the field-free base region to the high-field base-collector depletion region, is given in Chapter IV. For the dc and small-signal analytical models, the collector boundary condition required is the minority carrier current density. The case where the base width becomes comparable to a Debye length has been investigated by McCleer,⁵² but it is of no concern in the modeling of CATT devices.

If a constant base-doping concentration and a low-level emitter injection are assumed, transport of minority carriers in the field-free base region can be described by diffusion alone and the dc electron current density is

$$J_{n_{dc}} = eD_n \frac{dn_{dc}}{dy}, \quad (3.3)$$

where n_{dc} is the dc electron concentration and D_n is the low-field electron diffusion constant. Another relationship which governs the base region electron distribution is the time-independent electron continuity equation

$$0 = \frac{n_{dc} - n_0}{\tau_n} - \frac{1}{e} \frac{dJ_{n_{dc}}}{dy}, \quad (3.4)$$

where τ_n is the electron lifetime. By substituting Eq. 3.3 into Eq. 3.4, a second-order, constant coefficient, homogeneous ordinary differential equation is obtained whose solution is of the form:

$$n_{dc}(y) - n_0 = A e^{-(y-w_2)/L_n} + B e^{(y-w_2)/L_n},$$

where $L_n = \sqrt{D_n \tau_n}$ = the electron diffusion length in the base region. The constants A and B can be determined from the boundary conditions given by Eqs. 3.1 and 3.2. Once $n_{dc}(y)$ is found, the electron carrier current is determined from Eq. 3.3. At $y = w_2$ and w_3 , the dc electron currents are

$$I_{n_{dc}} \stackrel{\Delta}{=} I_{n_{dc}}(w_2) = \frac{eD_n A_n E}{L_n} \left[[n_{dc}(w_2) - n_0] \coth \left(\frac{w_B}{L_n} \right) - [n_{dc}(w_3) - n_0] \operatorname{csch} \left(\frac{w_B}{L_n} \right) \right] \quad (3.5)$$

and

$$I_{nB_{dc}} \stackrel{A}{=} I_{n_{dc}}(w_3) = \frac{eD_n A_E}{L_n} \left[[n_{dc}(w_2) - n_o] \operatorname{csch} \left(\frac{w_B}{L_n} \right) - [n_{dc}(w_3) - n_o] \coth \left(\frac{w_B}{L_n} \right) \right], \quad (3.6)$$

where A_E is the emitter area, $w_B = w_3 - w_2$,

$$w_2 = \left(\frac{2\epsilon}{eN_A} \right) \left(\frac{N_D}{N_A + N_D} \right)^{1/2} \frac{1}{\sqrt{V_{BI} - V_{EB_0}}}, \quad (3.7)$$

$$w_3 = w_{B_0} - \left(\frac{2\epsilon}{eN_A} \right) \left(\frac{N_c}{N_A + N_c} \right)^{1/2} \frac{1}{\sqrt{V_{BI} - V_{T_0}}}, \quad (3.8)$$

w_{B_0} is the metallurgical base width, N_D and N_A are the emitter and base doping levels, V_{EB_0} is the dc emitter-base terminal voltage and V_{BI} is the built-in potential at the proper junction. Under normal bias conditions the following is obtained:

$$I_{nE_{dc}} = \frac{eD_n A_E}{L_n} \left[[n_{dc}(w_2) - n_o] \coth \left(\frac{w_B}{L_n} \right) \right] \quad (3.9)$$

and

$$I_{nB_{dc}} = \frac{eD_n A_E}{L_n} \left[[n_{dc}(w_2) - n_o] \operatorname{csch} \left(\frac{w_B}{L_n} \right) \right]. \quad (3.10)$$

The hole current crossing each junction must be calculated in order to find the total current. Unlike the electron current which links both emitter and collector junctions, the hole currents link only one junction because the base hole current can easily enter or leave

the base region owing to the ohmic contact to the external terminal. The dc hole current at $y = -w_1$ can be found from Eq. 3.5 by changing all the electron parameters to the corresponding hole parameters in the appropriate regions and by taking the limit of the resulting expression in the limit as $w_B \rightarrow \infty$. The result is

$$I_{pE_{dc}} \stackrel{\Delta}{=} I_{p_{dc}}(-w_1) = \frac{eD_p A_E}{L_p} [p_{dc}(-w_1) - p_0] , \quad (3.11)$$

where D_p = the low-field hole diffusion constant, L_p = the hole diffusion length, p_0 = the hole thermal equilibrium concentration, and

$$w_1 = \left(\frac{2\epsilon}{eN_D} \right) \left(\frac{N_A}{N_D + N_A} \right)^{1/2} \frac{1}{\sqrt{V_{BI} - V_{EB_0}}} . \quad (3.12)$$

The total dc emitter particle current is given by

$$I_{E_{dc}} = \frac{eD_n A_E}{L_n} \left[[n_{dc}(w_2) - n_0] \coth \left(\frac{w_B}{L_n} \right) \right] + \frac{eD_p A_E}{L_p} [p_{dc}(-w_1) - p_0] . \quad (3.13)$$

If $w_B \ll L_n$, Eq. 3.13 can be further reduced to

$$I_{E_{dc}} = \frac{eD_n A_E}{w_B} [n_{dc}(w_2) - n_0] + \frac{eD_p A_E}{L_p} [p_{dc}(-w_1) - p_0] . \quad (3.14)$$

A very important circuit parameter is the short-circuit dc current gain from emitter to collector and it can be written as the product of three parameters as follows:

$$\alpha_o \triangleq \frac{I_{Tdc}}{I_{Edc}} = \left(\frac{I_{nEdc}}{I_{Edc}} \right) \left(\frac{I_{nBdc}}{I_{nEdc}} \right) \left(\frac{I_{Tdc}}{I_{nBdc}} \right) . \quad (3.15)$$

The first factor is the injection efficiency α_{inj} which gives the fraction of the total emitter current which is made up of the electron carriers. Under normal bias conditions, the dc injection efficiency can be calculated by the following expression:

$$\alpha_{inj_o} = \frac{1}{1 + \left(\frac{D_p}{D_n} \right) \left(\frac{L_n}{L_p} \right) \left(\frac{M_A}{M_D} \right) \tanh \left(\frac{w_B}{L_n} \right)} . \quad (3.16)$$

The second factor is the base transport factor which is given by the following expression:

$$\alpha_{t_o} = \operatorname{sech} \left(\frac{w_B}{L_n} \right) . \quad (3.17)$$

The most accurate two-term expression for α_{t_o} is

$$\alpha_{t_o} = 1 - \frac{1}{2.43} \left(\frac{w_B}{L_n} \right)^2 . \quad (3.18)$$

The third factor is the collector avalanche multiplication factor. For BJTs it is essentially equal to unity. For CATT devices, it is given by Eq. 2.7. For convenience, Eq. 2.7 is stated again as follows:

$$M_{A_o} = \frac{1}{1 - \int_0^{w_T} \alpha_n \left(\exp \int_0^x [\alpha_p(x') - \alpha_n(x')] dx' \right) dx} .$$

A good microwave BJT or CATT must, first of all, be a good dc BJT or CATT. From the expressions for α_{inj_o} and α_{t_o} , the design requirements on the emitter and base regions can be deduced.

3.2.2 Base Spreading Resistance. The cross section of a single-emitter strip in an interdigitated device structure is shown in Fig. 3.2. The base spreading resistance can be calculated by using the following expression:⁵³


$$R_B = \left(\frac{w}{12x_{B_1} \sigma_B l} + \frac{d}{2x_{B_2} \sigma_B l} \right) \frac{1}{\text{number of emitter-base finger pairs}} \quad (3.19)$$


where the device structural parameters are defined in Fig. 3.2 and the conductivity of the uniformly doped base σ_B is

$$\sigma_B \approx e \mu_p N_A$$


The variation in R_B due to base region conductivity modulation, which is caused by high concentrations of electron and hole carriers at medium or high-level injection, and base region width modulation, which is caused by the Early effect,³ has been ignored in the device modeling.

3.2.3 Dc Computer Model. The dc computer model is shown in Fig. 3.3a. The particle current $I_{E_{dc}}$ flowing in the diode is given by Eq. 3.13. The collector particle current $I_{T_{dc}}$ is calculated by supplying input data $I_{nB_{dc}}$, V_{T_o} and device structural parameters to the computer program DCCP, where $I_{nB_{dc}}$ is given by Eq. 3.10. When avalanche multiplication occurs in the collector depletion region,





(a)



(b)

FIG. 3.3 CALCULATION OF COMMON-BASE COLLECTOR CHARACTERISTICS. (a)

DC DEVICE MODEL AND (b) BLOCK DIAGRAM OF DC PROGRAM DCCP.

electron-hole pairs are created. Electrons, emitter injected and avalanche created, will drift toward the collector contact. Holes, mainly avalanche created, will be transported into the base region and therefore constitute a negative recombination current component.^{28,54} They reduce the base current which must be supplied externally. If the avalanche multiplication factor is large enough, the polarity of the base current actually reverses because the avalanche multiplication process in the collector depletion region is providing more holes to the base than are necessary to support recombination in the base and emitter.

The common-base configuration is chosen because the consequences of this avalanche multiplication are straightforward in such an operation. The collector particle current simply equals the product of $I_{nB_{dc}}$ and M_{A_o} . Current $I_{E_{dc}}$ is the parameter of the common-base collector characteristics and it is dependent only on V_{EB_o} , the dc emitter-base terminal voltage. Therefore the common-base characteristics reflect primarily a direct avalanche contribution to the collector current. The consequences of avalanche multiplication are more complicated and subtle when the transistor is operating in the common-emitter configuration since base current $I_{B_{dc}}$ is the parameter of the collector characteristics. The avalanche multiplication factor is dependent on V_{T_o} , $I_{pB_{dc}}$ and $I_{T_{dc}}$ are dependent on $I_{nB_{dc}}$ and M_{A_o} , and $I_{B_{dc}}$ is the difference between the V_{EB_o} -dependent recombination current and $I_{pB_{dc}}$. Therefore, points on an $I_{T_{dc}}$ vs. V_{T_o} (constant $I_{B_{dc}}$) characteristic curve may correspond to different values of $I_{nB_{dc}}$ and such a characteristic curve does not reflect directly the avalanche contribution to the collector current.

Figure 3.3b shows the block diagram of the computer program DCCP which produces the common-base dc collector characteristics. The results of computer program DCCP are given and discussed in Section 3.4.

3.3 Small-Signal Analytical Model

To consider the general ac case, the general one-dimensional time-dependent electron continuity equation must be solved:

$$\frac{\partial n}{\partial t} = \frac{1}{e} \frac{\partial J_n}{\partial y} - \frac{n - n_o}{\tau_n} \quad (3.20)$$

The following is obtained using Eqs. 3.3 and 3.20

$$\frac{\partial^2 n}{\partial y^2} - \frac{1}{L_n^2} (n - n_o) = \frac{1}{D_n} \frac{\partial n}{\partial t} \quad (3.21)$$

and the solution of Eq. 3.21 is of the following form:

$$n(y,t) = n_{dc}(y) + n_1(y)e^{j\omega t} \quad (3.22)$$

when the sources are sinusoidal with frequency ω . The first term on the right-hand side corresponds to the dc solution. The second term is the ac variation and is in the form of a product of two terms. This is a frequently used method of solving partial differential equations. It is assumed in Eq. 3.22 that the minority carrier concentration varies sinusoidally with the same frequency as that of the driving sources. When Eq. 3.22 is substituted into Eq. 3.21, the following two equations are obtained:

$$\frac{d^2 n_{dc}}{dy^2} - \frac{n_{dc} - n_o}{L_n^2} = 0 \quad (3.23)$$

and

$$\frac{d^2 n_1}{dy^2} - \left(\frac{1 + j\omega\tau_n}{L_n^2} \right) n_1 = 0 \quad (3.24)$$

The boundary condition in Eq. 3.1 is quite general and is not restricted to dc applied voltages. Thus if the emitter-base junction voltage is composed of a dc voltage V_{EB_0} and an ac voltage $V_{EB_1} e^{j\omega t}$, the minority carrier concentration on the base side of the emitter-base junction is

$$n(w_2, t) = n_0 e^{eV_{EB_0}/kT} + n_0 e^{eV_{EB_0}/kT} \frac{e^{eV_{EB_1} e^{j\omega t}}}{kT} \quad (3.25)$$

where the first term on the right-hand side is the dc value and the second term is the ac value. Equation 3.25 is valid provided that

$$|V_{EB_1}| \ll \frac{kT}{e} \quad (3.26)$$

which represents the small-signal assumption.

Note that the form of the differential equation for the ac electron density in Eq. 3.24 is the same as that for the dc electron density. This suggests that the ac solution can be obtained from the dc solution directly by the use of some simple transformations. The ac electron particle currents at $y = w_2$ and w_3 are found to be

$$I_{nE_1} e^{j\omega t} = \frac{e^2 D_n A_E}{kT} \frac{\sqrt{1 + j\omega\tau_n}}{L_n} \times V_{EB_1} e^{j\omega t} n_{dc}(w_2) \coth \left(\frac{\sqrt{1 + j\omega\tau_n}}{L_n} w_B \right) \quad (3.27)$$

and

$$I_{nB_1} e^{j\omega t} = \frac{e^2 D_{nE}}{kT} \frac{\sqrt{1 + j\omega\tau_n}}{L_n} \times V_{EB_1} e^{j\omega t} n_{dc}(w_2) \operatorname{csch}\left(\frac{\sqrt{1 + j\omega\tau_n}}{L_n} w_B\right) \quad (3.28)$$

under normal bias conditions. The depletion region boundaries w_2 and w_3 are determined by Eqs. 3.7 and 3.8 with V_{EB} and V_T set at their respective dc values. The hole current at $y = -w_1$ is given by

$$I_{pE_1} e^{j\omega t} = \frac{e^2 D_{pE}}{kT} \frac{\sqrt{1 + j\omega\tau_p}}{L_p} V_{EB_1} e^{j\omega t} p_{dc}(-w_1) \quad (3.29)$$

Physically, $I_{nB_1} e^{j\omega t}$ is the time-dependent electron current injected into the base-collector depletion region. The expressions which approximate the physics in the collector region under small-signal conditions are derived next. Finally, the small-signal y-parameters of the common-base configuration are derived.

Most of the carrier generation due to avalanche multiplication occurs in a narrow high-field portion of the collector region, which is named the generation region, whose width is w_{av} . The remainder of the collector region is the drift region whose width is w_D . The basic device equations in the generation region are

$$\frac{\partial E}{\partial x} = -\frac{e}{\epsilon} (N_D^+ - N_A^- + p - n) \quad (3.30)$$

$$J_n = ev_s n \quad (3.31)$$

$$J_p = ev_s p \quad (3.32)$$

$$\frac{\partial n}{\partial t} = -\frac{1}{e} \frac{\partial J_n}{\partial x} + av_s (n + p) \quad (3.33)$$

and

$$\frac{\partial p}{\partial t} = \frac{1}{e} \frac{J_p}{\partial x} + \alpha v_s (n + p) , \quad (3.34)$$

where $\alpha_n = \alpha_p = \alpha$ and $v_{ns} = v_{ps} = v_s$ are assumed. The convention for the direction of particle flow and electric field for n-type CATT devices is shown in Fig. 3.4. The addition of Eqs. 3.33 and 3.34, substitution of Eqs. 3.31 and 3.32 and integration from $x = 0$ to $x = w_{av}$ yields

$$\frac{w_{av}}{v_s} \frac{dJ_g}{dt} = (J_p - J_n)_0^{w_{av}} + 2J_g \int_0^{w_{av}} \alpha dx ,$$

where J_g is the total conduction current in the generation region.

With boundary conditions

$$J_n(0,t) = J_{nB}(t) + J_{c_{ns}} \quad (3.35)$$

and

$$J_p(w_{av},t) = J_{c_{ps}} , \quad (3.36)$$


the preceding equation becomes

$$\frac{dJ_g(t)}{dt} = \frac{2J_g}{\tau_g} \left(\int_0^{w_{av}} \alpha dx - 1 \right) + \frac{2(J_{nB}(t) + J_{c_{ns}} + J_{c_{ps}})}{\tau_g} , \quad (3.37)$$


where $\tau_g \triangleq w_{av}/v_s$. With the small-signal assumptions

$$\alpha = \alpha_0 + \alpha_1' E_{g1} e^{j\omega t} ,$$

$$J_g = J_{g_{dc}} + J_{g1} e^{j\omega t} ,$$



(a)



(b)

FIG. 3.4 (a) GENERAL DEVICE COLLECTOR STRUCTURE AND
(b) ELECTRIC FIELD AND CURRENT CONVENTIONS.

$$E_E = E_{E_0} + E_{E_1} e^{j\omega t}$$

and

$$J_{nB} = J_{nB_{dc}} + J_{nB_1} e^{j\omega t},$$

the following can be obtained from Eq. 3.37

$$J_{E_{dc}} = \frac{J_{nB_{dc}} + J_{c_{ns}} + J_{c_{ps}}}{1 - \int_0^{w_{av}} \alpha_0 dx}, \quad (3.38)$$

the dc equation, and

$$J_{E_1} = \frac{J_{E_{dc}} \int_0^{w_{av}} \alpha' E_{E_1} dx + J_{nB_1}}{1 - \int_0^{w_{av}} \alpha_0 dx + j \frac{\omega \tau}{2}}, \quad (3.39)$$

the ac equation, where the second and higher-order terms are neglected.

If the collector has a Read-type structure and negligible space-charge effect, both E_{E_0} and E_{E_1} are constants. Equation 3.34 becomes

$$J_{E_1} = \frac{J_{E_{dc}} \left(\frac{b}{E_{E_0}^2} \right) \left(1 - \frac{1}{M_{A_0}} \right) E_{E_1} + J_{nB_1}}{\frac{1}{M_{A_0}} + j \frac{\omega \tau}{2}}, \quad (3.40)$$

where $M_{A_0} = 1/(1 - \alpha_0 w_{av})$. By using the analytical expression for the ionization rate

$$\alpha_0 = A e^{-b/E_{E_0}},$$

Eq. 3.40 can be written as

$$J_{g_1} = \frac{(J_{nB_{dc}} + J_{c_{ns}} + J_{c_{ps}}) \left(M_{A_0} - 1 \right) \left[\ln(w_{av} A) - \ln \left(1 - \frac{1}{M_{A_0}} \right) \right]^2}{b \left(\frac{1}{M_{A_0}} + j \frac{\omega \tau}{2} \right)} E_{g_1} + J_{nB_1} \quad (3.41)$$

Equation 3.41 gives the current density at the interface between the generation region and the drift region.

If a saturated drift velocity v_s and zero carrier generation in the drift region are assumed, the ac conduction current density $J_D(x) e^{j\omega t}$ in the drift region propagates as an unattenuated wave at this drift velocity

$$J_{D_1}(x) = J_{g_1} e^{-j\omega(x-w_{av})/v_s} \quad (3.42)$$

where the exponential term represents the phase delay. The induced ac collector terminal current density is

$$J_{T_1} = \frac{1}{v_D} \int_{w_{av}}^{w_T} J_D(x) dx$$

$$= J_{g_1} \frac{\sin \frac{\theta_D}{2}}{\frac{\theta_D}{2}} e^{-j(\theta_D/2)} \quad (3.43)$$

where $\theta_D \triangleq \omega_D/v_s$ and $J_T(t) = J_{T_{dc}} + J_{T_1} e^{j\omega t}$.

The voltage across the base-collector terminal is $V_T = V_{T_0} + V_{T_1} e^{j\omega t}$, where V_{T_1} is the ac voltage component. The ac electric field E_1 is constant throughout the collector region if the space-charge effects of J_{g_1} and J_{D_1} are ignored (see Fig. 3.5). The ac electric field in the generation region is

$$E_{g_1} = \frac{V_{T_1}}{w_T} \quad (3.44)$$

By combining Eqs. 3.41, 3.43 and 3.44, the following expression for


I_{T_1} can be derived:

$$I_{T_1} = \left[\frac{(J_{nB_{dc}} + J_{cns} + J_{cps}) \left(M_{A_0} - 1 \right) \left[\ln(w_{av} A) - \ln \left(1 - \frac{1}{M_{A_0}} \right) \right]^2}{\frac{1}{M_{A_0}} + j \frac{\omega \tau_g}{2}} \right] \frac{V_{T_1}}{b w_T} + \left[\frac{1}{\frac{1}{M_{A_0}} + j \frac{\omega \tau_g}{2}} J_{nB_1} \right] \frac{A_E \sin \frac{\theta_D}{2} e^{-j(\theta_D/2)}}{\frac{\theta_D}{2}} \quad (3.45)$$


The preceding expression is a more complete description of the small-signal device physics than the formulation of Winstanley and Carroll³⁵ and it is very similar to the expression derived by Quang³⁷ except that M_{A_0} is assumed to be infinity in the latter case. The total ac collector terminal current is given by

$$I_{c_1} = I_{T_1} + j\omega C_c V_{T_1} \quad (3.46)$$

where $C_c = \epsilon A_E / w_T$. The small-signal device model is given in Fig. 3.6a and the small-signal circuit model is given in Fig. 3.6b. The circuit




COLLECTOR




DISTANCE

FIG. 3.5 ELECTRIC FIELD PROFILE UNDER RF CONDITIONS.



(a)



(b)

FIG. 3.6 SMALL-SIGNAL MODELS. (a) DEVICE MODEL
AND (b) CIRCUIT MODEL.

element C_{TE} is the emitter-base transition region capacitance and its value is

$$C_{TE} = \frac{\epsilon A_E}{w_1 + w_2} \bigg|_{V_{EB_0}} \quad (3.47)$$

where w_1 and w_2 are calculated by using Eqs. 3.7 and 3.12. If \tilde{I}_1 and \tilde{I}_2 , the total ac emitter current and the total ac collector current, are written as

$$\tilde{I}_1 = y_{11} \tilde{V}_a + y_{12} \tilde{V}_b \quad (3.48)$$

and

$$\tilde{I}_2 = y_{21} \tilde{V}_a + y_{22} \tilde{V}_b \quad (3.49)$$

where $\tilde{I}_{1,2}$ and $\tilde{V}_{1,2}$ are ac voltages across the terminals, then using Eqs. 3.27 through 3.29 and Eqs. 3.45 and 3.46 yields the following expressions:

$$y_{11} = \frac{e}{kT} \left(\frac{I_{nE_{dc}} \sqrt{1 + j\omega\tau_n} \tanh(w_B/L_n)}{\tanh\left(\frac{w_B \sqrt{1 + j\omega\tau_n}}{L_n}\right)} + I_{pE_{dc}} \sqrt{1 + j\omega\tau_p} \right) + j\omega C_{TE} \quad (3.50)$$

$$y_{12} = 0 \quad (3.51)$$

$$y_{21} = -\frac{e}{kT} \frac{I_{nE_{dc}} \sqrt{1 + j\omega\tau_n} \tanh\left(\frac{w_B}{L_n}\right)}{\sinh\left(\frac{w_B \sqrt{1 + j\omega\tau_n}}{L_n}\right)} \frac{1}{\frac{1}{M_{A_0}} + j \frac{\omega\tau_g}{2}} \frac{\sin \frac{\theta_D}{2}}{\frac{\theta_D}{2}} e^{-j(\theta_D/2)} \quad (3.52)$$

and

$$y_{22} = \frac{(I_{nB_{dc}} + I_{c_{ns}} + I_{c_{ps}})(M_{A_0} - 1) \left[\ln(w_{av} A) - \ln\left(1 - \frac{1}{M_{A_0}}\right) \right]^2}{\left(\frac{1}{M_{A_0}} + j \frac{\omega \tau}{2} \right) (w_T b)}$$

$$\cdot \frac{\sin \frac{\theta_D}{2}}{\frac{\theta_D}{2}} e^{-j(\theta_D/2)} + j\omega C_c \quad (3.53)$$

If \tilde{y} -parameters are defined as

$$\tilde{I}_1 = \tilde{y}_{11} \tilde{V}_1 + \tilde{y}_{12} \tilde{V}_2 \quad (3.54)$$

and

$$\tilde{I}_2 = \tilde{y}_{21} \tilde{V}_1 + \tilde{y}_{22} \tilde{V}_2, \quad (3.55)$$

it can be shown that

$$\tilde{y}_{11} = \frac{y_{11}(1 + R_B y_{22})}{1 + R_B(y_{11} + y_{21} + y_{22})}, \quad (3.56)$$

$$\tilde{y}_{12} = -\frac{R_B y_{11} y_{22}}{1 + R_B(y_{11} + y_{21} + y_{22})}, \quad (3.57)$$

$$\tilde{y}_{21} = \frac{y_{21} - R_B y_{11} y_{22}}{1 + R_B(y_{11} + y_{21} + y_{22})} \quad (3.58)$$

and

$$\tilde{y}_{22} = \frac{(1 + R_B y_{11}) y_{22}}{1 + R_B(y_{11} + y_{21} + y_{22})}. \quad (3.59)$$

The input and output admittances, expressed in terms of \tilde{y}_{ij} , are

$$Y_{in} = G_{in} + jB_{in} = \tilde{y}_{11} - \frac{\tilde{y}_{12}\tilde{y}_{21}}{\tilde{y}_{22} + Y_L} \quad (3.60)$$

and

$$Y_{out} = G_{out} + jB_{out} = \tilde{y}_{22} - \frac{\tilde{y}_{12}\tilde{y}_{21}}{\tilde{y}_{11} + Y_S}, \quad (3.61)$$

where Y_L and Y_S are the load and the source admittances, respectively. By using the derived \tilde{y} -parameters, many small-signal device performance capabilities can be calculated.

The passivity condition⁵⁵ is given as follows:

$$\tilde{g}_{11} \geq 0, \quad (3.62)$$

$$\tilde{g}_{22} \geq 0, \quad (3.63)$$

$$\tilde{g}_{11}\tilde{g}_{22} - \tilde{g}_{12}\tilde{g}_{21} - \frac{|\tilde{y}_{21} - \tilde{y}_{12}|^2}{4} \geq 0 \quad (3.64)$$

and

$$\tilde{g}_{11}\tilde{g}_{22} + \tilde{b}_{12}\tilde{b}_{21} - \frac{|\tilde{y}_{21} + \tilde{y}_{12}|^2}{4} \geq 0, \quad (3.65)$$

where \tilde{g}_{ij} and \tilde{b}_{ij} are the real and imaginary parts of \tilde{y}_{ij} . If any of these conditions are violated, the device is active instead of passive.

The passivity condition in Eq. 3.64 can be written as

$$1 - U \geq 0,$$

where

$$U = \frac{|\bar{y}_{21} - \bar{y}_{12}|^2}{4(\bar{g}_{11}\bar{g}_{22} - \bar{g}_{12}\bar{g}_{21})} \quad (3.66)$$

Thus, if $\bar{g}_{11} \geq 0$ and $\bar{g}_{22} \geq 0$ and $0 \leq U \leq 1$, the device is passive. If $U > 1$, the device is active. The quantity U is a measure of the degree of activity. The maximum frequency of oscillation ω_{\max} is defined as

$$U(\omega_{\max}) = 1 \quad (3.67)$$

The Linvill stability factor S is⁵⁵

$$S = \frac{|\bar{y}_{12}\bar{y}_{21}|}{2\bar{g}_{11}\bar{g}_{22} - \bar{g}_{12}\bar{g}_{21} + \bar{b}_{12}\bar{b}_{21}} \quad (3.68)$$

When $1 < S < \infty$ or when $S < 0$, the device is potentially unstable, that is, oscillation can occur for certain selected passive terminations.

When $0 < S < 1$, the device is inherently stable, that is, no passive terminations can cause oscillation without suitable external feedback.

When $S = 1$, the device is critically stable (see Fig. 3.7 for the definitions of various powers). The operating power gain is

$$G_p = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{|\bar{y}_{21}|^2 G_L}{|\bar{y}_{22} + Y_L|^2 \operatorname{Re} \left(\bar{y}_{11} - \frac{\bar{y}_{12}\bar{y}_{21}}{\bar{y}_{22} + Y_L} \right)} \quad (3.69)$$

where Re is the real part of any complex number and $G_L = \operatorname{Re}(Y_L)$. If the amplifier is inherently stable, the maximum operating gain is achieved when the load is

$$G_{L_{\text{opt}}} = \frac{1}{2\bar{g}_{11}} \sqrt{[2\bar{g}_{11}\bar{g}_{22} - \operatorname{Re}(\bar{y}_{12}\bar{y}_{21})]^2 - |\bar{y}_{12}\bar{y}_{21}|^2} \quad (3.70)$$




FIG 3.7 LINEAR ACTIVE CATT CIRCUIT. (P_{avs} = THE POWER AVAILABLE FROM THE SOURCE

AND P_{avo} = THE POWER AVAILABLE TO THE LOAD)

and

$$B_{L_{opt}} = \frac{\text{Im}(\tilde{y}_{12}\tilde{y}_{21})}{2\tilde{g}_{11}} - \tilde{b}_{22} \quad (3.71)$$

where Im is the imaginary part of any complex number. Substitution of Eqs. 3.70 and 3.71 into Eq. 3.60 yields the input admittance Y_{in} with $Y_L = Y_{L_{opt}}$. In order to deliver maximum power to the device the input admittance must be the conjugate of the source admittance; therefore, when Y_S is given by

$$G_{S_{opt}} = \text{Re}(Y_S) = \frac{1}{2\tilde{g}_{22}} \sqrt{[2\tilde{g}_{11}\tilde{g}_{22} - \text{Re}(\tilde{y}_{12}\tilde{y}_{21})]^2 - |\tilde{y}_{12}\tilde{y}_{21}|^2} \quad (3.72)$$

and

$$B_{S_{opt}} = \frac{\text{Im}(\tilde{y}_{12}\tilde{y}_{21})}{2\tilde{g}_{22}} - \tilde{b}_{11} \quad (3.73)$$

maximum power as well as maximum operating power gain are achieved.

The optimum terminations for a CATT amplifier are usually obtained by adjusting the values of the components in the matching networks. Ease of tunability, or alignability, depends on fractional change in input admittance compared to the fractional change in load admittance and on the fractional change in output admittance compared to the fractional change in source admittance. When the fractional changes in input and output admittances are small, it is not necessary to alternate many times between input and output tuning to achieve the desired condition of operation. In terms of the \tilde{y} -parameters, the input

tunability is given by

$$\delta = \left| \frac{dY_{in}/Y_{in}}{dY_L/Y_L} \right| = \frac{|\tilde{y}_{12}\tilde{y}_{21}||Y_L|}{|\tilde{y}_{22} + Y_L| |\tilde{y}_{11}(\tilde{y}_{22} + Y_L) - \tilde{y}_{12}\tilde{y}_{21}|} \quad (3.74)$$

Tuning is easier as δ is made smaller. In order to achieve good tunability, the load admittance may be chosen such that $Y_L \gg \tilde{y}_{22}$ in order to make $\delta < 0.3$. Then Eq. 3.74 becomes

$$\delta = \frac{|\tilde{y}_{12}\tilde{y}_{21}|}{|\tilde{y}_{11}||Y_L|} \quad (3.75)$$

The output power varies with frequency partly because the device parameters are frequency dependent but primarily because the conditions for a conjugate match at the input and output ports may not be obtained except at the design-center frequency f_o . The amplifier bandwidth can be approximated under certain conditions from the inherent bandwidth BW^i at either port given by⁵⁵

$$BW_{in}^i = \frac{2f_o G_{S_{opt}}}{|B_{S_{opt}}|} \quad (3.76)$$

for the input circuit, and by

$$BW_{out}^i = \frac{2f_o G_{L_{opt}}}{|B_{L_{opt}}|} \quad (3.77)$$

for the output circuit. Inherent bandwidth is the name given to the bandwidth that is obtained in the conjugate matching situation where the optimum terminations are determined only by the device parameters.

It often happens that $BW_{in}^i \gg BW_{out}^i$ and in such cases the overall

amplifier bandwidth is determined by the output circuit. Bandwidths are inversely proportional to B_L and B_S . Therefore, the input or output bandwidth can be decreased below the inherent bandwidth by adding shunt capacitances C_L or C_S across the input and output terminals without affecting the optimum termination conductances. Maximum operating power gain is still achieved. When an inherent bandwidth is too small for a particular application, the bandwidth can be increased by raising the termination conductances. This means that additional shunt resistance can be connected across the input or output terminals. The power gain is decreased when the bandwidth is increased.

When the transistor parameters are such that potential instability occurs, a certain output load causes the input conductance to be zero or negative and the power gain to be infinite. A mismatching technique can be used to ensure the stability of the amplifier circuitry.

3.4 Dc and Small-Signal Results

Typical common-base characteristics of CATT devices are shown in Figs. 3.8 through 3.10. Carrier multiplication is evident from the common-base characteristics. Figures 3.8 through 3.10 represent three CATT devices with different doping densities in the avalanche multiplication region. The effects of N_{av} are observed in the different rates of increase in $J_{T_{dc}}$ as a function of V_{T_o} , different breakdown voltages and different punch-through voltages. The effects of w_{av} , N_{drift} and w_D on the common-base characteristics can also be investigated by applying the computer program DCCP.

It can be inferred from Figs. 3.8 through 3.10 that common-base biased CATT devices can be employed to product current amplification, and the device in Fig. 3.8 is suitable for such applications. The dc




FIG. 3.8 COMMON-BASE CHARACTERISTICS. (n-TYPE, Si, $v_{av} = 1 \times 10^{-4}$ cm, $N_{av} = 2.5 \times 10^{16}$ cm^{-3} , $v_D = 3 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm^{-3} AND $T = 300^\circ K$)




FIG. 3.9 COMMON-BASE CHARACTERISTICS. (n-TYPE, Si,
 $v_{av} = 1 \times 10^{-4}$ cm, $N_{av} = 1.5 \times 10^{16}$ cm^{-3} ,
 $v_D = 3 \times 10^{-4}$ cm, $N_{drift} = 2 \times 10^{15}$ cm^{-3}
 AND $T = 300^\circ\text{K}$)




FIG. 3.10 COMMON-BASE CHARACTERISTICS. (n-TYPE, Si,

$$v_{av} = 1 \times 10^{-4} \text{ cm}, N_{av} = 2 \times 10^{16} \text{ cm}^{-3},$$

$$v_D = 3 \times 10^{-4} \text{ cm}, N_{drift} = 2 \times 10^{15} \text{ cm}^{-3}$$

AND $T = 300^\circ K$)

base-collector bias should be set close to the breakdown voltage as long as the thermal limitation is not exceeded and the load resistor is small (see Fig. 3.8). For applications in voltage amplifications, the device in Fig. 3.9 is more suitable. In fact, a device with a lightly doped, uniform collector structure has even greater capability for voltage amplification. The dc base-collector bias should be set close to the breakdown voltage in Class C operation and set close to $(1/2)(V_B + V_{PT})$ in Class A operation. The upper and lower limits of V_T are V_B and V_{PT} , respectively. It is assumed that a punched-through or nearly punched-through collector is a required operating condition. The load resistor is large. For applications in power amplification, the device in Fig. 3.10 is more suitable where both a large current multiplication and large V_{RF} can result with proper dc bias and load resistor applied.

A computer program SSCP was written which is capable of determining the small-signal common-base y-parameters of CATT amplifiers. Typical U vs. frequency and maximum operating power gain vs. frequency plots are shown in Figs. 3.11 through 3.14. The quantity U is plotted over the frequency range in which $U \geq 0$. Note that the device can still be active even if $U < 0$ as long as either $g_{11} < 0$ or $g_{22} < 0$. Maximum operating power gain is displayed over the entire frequency range in which the device is capable of power amplification.

From Figs. 3.11 through 3.14 it is observed that the maximum operating power gain at $M_{A_O} > 1$ is much lower than the maximum operating power gain at $M_{A_O} = 1$, but the gain at $M_{A_O} > 1$ is constant over a very wide range of frequencies. If $V_{EB_O} \leq 0.8$ V, avalanche multiplication will increase f_{max} , the maximum frequency at which an operating power




FIG. 3.11 MAXIMUM RF POWER GAIN AND U VS. FREQUENCY. ($v_T = 4 \times 10^{-4}$ cm AND $V_{EB0} = 0.7$ V)




FIG. 3.12 MAXIMUM OPERATING POWER GAIN AND U VS. FREQUENCY. ($w_T = 4 \times 10^{-4}$ cm AND $V_{EB} = 0.8$ V)




FIG. 3.13 MAXIMUM RF POWER GAIN AND U VS. FREQUENCY. ($w_T = 4 \times 10^{-4}$ cm AND $V_{EB_0} = 0.85$ V)




FIG. 3.14 MAXIMUM OPERATING POWER GAIN AND U VS. FREQUENCY. ($w_T = 4 \times 10^{-4}$ cm AND $V_{EB_0} = 0.9$ V)

gain greater than unity occurs. From Figs. 3.11 and 3.12 it is observed that at frequencies higher than f_x , avalanche multiplication also increases the operating power gain. If $V_{EB_0} > 0.85$ V, f_{max} decreases with increasing M_{A_0} and the operating power gain at $M_{A_0} > 1$ is smaller than the operating power gain at $M_{A_0} = 1$ throughout the entire active frequency range. The effects of V_{EB_0} on f_{max} and the operating power gain are illustrated in Fig. 3.15. Highest f_{max} at $M_{A_0} = 5$ is achieved when $V_{EB_0} = 0.7$ V. Highest operating power gain at $M_{A_0} = 5$ is achieved when $V_{EB_0} = 0.8$ V. When $V_{EB_0} \leq 0.7$ V, f_{max} is severely limited by a large value of the emitter space-charge resistance. When $V_{EB_0} \geq 0.85$ V, f_{max} and operating power gain are reduced due to large values of $J_{nB_{dc}}$. From Eq. 3.45, there are two components in J_{T_1} . One component represents the carriers contained in J_{nB} undergoing constant avalanche multiplication which is determined by V_{T_0} . The second component, which is

$$\frac{A_E \left(J_{nB_{dc}} + J_{c_{ns}} + J_{c_{ps}} \right) \left(M_{A_0} - 1 \right) \left[\ln(w_{av} A) - \ln \left(1 - \frac{1}{M_{A_0}} \right) \right]^2}{\left(\frac{1}{M_{A_0}} + j \frac{\omega \tau_E}{2} \right) (bw_T)} \cdot \frac{\sin \frac{\theta_D}{2}}{\frac{\theta_D}{2}} e^{-j(\theta_D/2)} V_{T_1}$$

represents the carriers corresponding to $J_{nB_{dc}} + J_{c_{ns}} + J_{c_{ps}}$ undergoing nonconstant avalanche multiplication which depends on the instantaneous voltage $V_T = V_{T_0} + V_{T_1} e^{j\omega t}$. The second current component is responsible for the decreases in f_{max} and the operating power gain as




FIG. 3.15 MAXIMUM OPERATING POWER GAIN VS. FREQUENCY.

$$(v_T = 4 \times 10^{-4} \text{ cm AND } M_{A_0} = 5)$$

M_{A_0} increases. If the second current component is artificially forced to vanish, the corresponding maximum operating power gain and U are displayed in Figs. 3.16 and 3.17. Note that the power gain and f_{\max} at $M_{A_0} = x$ are always less or equal to operating power gain and f_{\max} at $M_{A_0} = y$, if $x < y$. Figure 3.18 shows that for a given value of M_{A_0} , higher V_{EB_0} , up to 0.8 V, implies higher f_{\max} and higher operating power gain. For $V_{EB_0} > 0.8$ V, maximum operating power gain coincides with that corresponding to $V_{EB_0} = 0.8$ V. Comparison of previous results and the results obtained by artificially setting the second current component to zero indicates that, for the most part, avalanche multiplication of carriers in CATT amplifiers, when operating in Class A, works toward reducing the operating power gain. The situation is that the value of V_{EB_0} must not be too small, otherwise, the emitter space-charge resistance will severely reduce f_{\max} and the operating power gain, and if the value of V_{EB_0} is large, the second current component will dominate which has been shown to degrade the operating power gain. From the expression for I_{T_1} , the phase difference between V_{T_1} and the second current component equals $(\theta_p/2) + \tan^{-1}(\omega_T M_{A_0}/2)$. If $-\pi/2 < \text{phase difference} < \pi/2$, energy is being dissipated. The situation in Class A operation at low frequency is depicted in Fig. 3.19. It is assumed that the load is a high-Q tank circuit whose resonant frequency equals the emitter-base input signal frequency. Notice that the amplitude of the first current component, when V_{T_1} is large, is less than the value given by Eq. 3.45. The reason for this is that when I_{nB_1} is maximum, V_{T_1} is minimum and the carrier multiplication is at its minimum. When I_{nB_1} is minimum, V_{T_1} is maximum and the carrier multiplication is at its maximum. This




FIG. 3.16 MAXIMUM OPERATING POWER GAIN AND U VS. FREQUENCY WHEN AVALANCHE MULTIPLICATION OF CARRIERS CORRESPONDING TO $J_{nB_{ac}}$ IS IGNORED. ($w_T = 4 \times 10^{-4}$ cm AND $V_{EB_0} = 0.7$ V)




FIG. 3.17 MAXIMUM OPERATING POWER GAIN AND U VS. FREQUENCY WHEN AVALANCHE MULTIPLICATION OF CARRIERS CORRESPONDING TO $J_{nb_{dc}}$ IS IGNORED. ($v_T = 4 \times 10^{-4}$ cm AND $V_{EB_0} = 0.85$ V)




FIG. 3.18 MAXIMUM OPERATING POWER GAIN AND U VS. FREQUENCY WHEN AVALANCHE MULTIPLICATION OF CARRIERS CORRESPONDING TO $J_{nB_{dc}}$ IS IGNORED. ($w_T = 4 \times 10^{-4}$ cm AND $M_{A_0} = 5$)




FIG. 3.19 SCHEMATIC PLOTS OF J_{nB} , V_T , FIRST COMPONENT OF

J_{T1} , AND SECOND COMPONENT OF J_{T1} .

situation can be seen by following the load line in Fig. 3.10. From the phase relationship between V_{T_1} and the second current component, it is clear that the second current component corresponds to energy dissipation, therefore, it reduces the operating power gain. The usefulness of carrier multiplication and long transit region can be realized only in Class C operation, assuming a proper load is applied across the base-collector terminal and the width of the charge pulse is much less than π rad. The Class C operation of CATT amplifiers was briefly described in Chapter I and the large-signal simulation results are discussed in detail in Chapter IV.

3.5 Operation of a CATT as an IMPATT with Variable Equivalent Thermally Generated Current

There has been considerable interest in the operation of an IMPATT diode with an externally controllable equivalent thermally generated current. Sanderson and Jordan⁵⁶ discussed the operation of an IMPATT acted upon by an electron beam. The electron-beam-produced current is subject to multiplication in the same way as the flow of actually thermally generated carriers. The sum of the electron-beam-produced current and the current due to thermally generated carriers is, by definition, the equivalent thermally generated current. Sanderson and Jordan derived small-signal IMPATT expressions which theoretically predict that an appreciable change in the IMPATT resonant frequency can be induced by varying the electron-beam intensity. Results suggest that frequency modulation of the IMPATT oscillator can be implemented by this method. Forrest and Seeds⁵⁷ and others have studied the controlling of microwave IMPATT oscillators with an optical signal.

The use of an electron beam or an optical signal on an IMPATT is equivalent to the situation where the base collector of a CATT is operated as an IMPATT where the emitter and base simply act as an externally controlled thermal current source. The expressions derived by Sanderson and Jordan can simply be obtained from Eqs. 3.37 by allowing $M_{A_0} \rightarrow \infty$ and $J_{nB}(t) = J_{nB_{dc}}$.

3.6 Conclusions

In this chapter analytical expressions required for dc and ac small-signal CATT device models have been derived. A simple computer program, DCCP, has been written which can generate the common-base characteristics of various CATT devices at minimal cost. Another computer program, SSCP, has been developed which can find the device small-signal y-parameters, unilateral gain, maximum operating power gain, optimum load, inherent input and output bandwidth, Linvill stability factor, amplifier tunability, and the maximum frequency of oscillation. The output results of SSCP indicate that under certain restricted operating conditions f_{max} increases with increasing M_{A_0} and the operating power gain at $M_{A_0} > 1$ is higher than the operating power gain at $M_{A_0} = 1$ for frequencies higher than a critical value f_x . However, for frequencies lower than f_x , the operating power gain at $M_{A_0} = 1$ is always much higher than the operating power gain at $M_{A_0} > 1$. The cause for the gain reduction was determined to be the component of J_{T_1} due to V_{T_1} -dependent multiplication of those carriers corresponding to $J_{nB_{dc}}$. This component of J_{T_1} represents energy dissipation. Computational results of SSCP and DCCP indicate that Class A operation is not very suitable for CATT amplifiers.

CHAPTER IV. LARGE-SIGNAL COMPUTER MODEL

4.1 Introduction

In this chapter a large-signal computer simulation is developed which is hybrid in the sense that the emitter and base regions are modeled by lumped, nonlinear and time-varying circuit elements whose values are determined by a set of analytical expressions while the collector region is modeled by employing the difference-equations version of the semiconductor differential equations. The analytical expressions for the circuit elements of the lumped-circuit model for the emitter and base regions are derived. The numerical methods used to solve the difference equations are modified versions of techniques which have evolved in the Electron Physics Laboratory in the past decade.⁵⁸⁻⁶² Detailed descriptions of the numerical algorithms, computer programs, and computer output are also given.

4.2 Development of Device Simulation

4.2.1 General Description. Figure 3.1 shows the depletion regions of a normally biased CATT device and its circuit model is shown in Fig. 4.1. The emitter-base region of the CATT device is represented by three nonlinear circuit elements similar to those in BJTs: a diode in which the particle current is injected across the forward-biased emitter-base junction whose magnitude depends on the emitter-base junction voltage V_{EBJ} , a V_{EBJ} -dependent depletion capacitance C_{TE} , and a V_{EBJ} -dependent diffusion capacitance C_{DE} . Resistor R_B is the equivalent base region spreading resistance. The collector region is represented by a capacitor C_C and a dependent current source I_T . The





FIG. 4.1 CIRCUIT MODEL FOR A CATT AMPLIFIER IN THE
COMMON-BASE CONFIGURATION.

capacitor C_c is the collector depletion capacitance and the dependent current source I_T represents the induced current whose value depends on the amount of charge injected into the depleted collector region from the neutral base region and the magnitude of carrier multiplication. It is assumed that the drift region is always completely or nearly completely depleted. Otherwise a V_T -dependent resistor must be added in series with the collector circuit representation depicted in Fig. 4.1. The remainder of this section is devoted to detailed derivation and physical interpretation of each element of the device model.

4.2.2 Emitter-Base Circuit Model and Computer Program EBCP.

In the bulk of the base region, the space-charge neutrality condition always holds. Thus in the base region of n-type CATT devices,

$$n(y) + N_A(y) - p(y) = 0 \quad (4.1)$$

An important observation about current in n-type CATT devices is that there is a negligible flow of holes (majority carriers) in most of the base region between the emitter-base and base-collector metallurgical junctions in the reverse direction. This is true under all bias conditions because there can be only a vanishingly small flow of holes from either n-region. The following expressions can be written for hole current in the longitudinal dimension y and the electric field:

$$J_p = 0 = e\mu_p p E(y) - eD_p \frac{dp}{dy}$$

and

$$E(y) = \frac{kT}{e} \frac{1}{p} \frac{dp}{dy} \quad (4.2)$$

where p , the concentration of holes in the bulk base region, is related to n and N_A through Eq. 4.1. In a uniformly doped base region, the electric field is negligible at low injection levels, that is, when the concentration of minority carriers is much lower than the base region impurity doping concentration. Therefore, the emitter-base junction voltage V_{EBj} equals the emitter-base terminal voltage V_{EB} . At high injection levels, the electron concentration is significantly higher than its thermal equilibrium concentration and the electric field in the bulk base region can no longer be ignored. A portion of the emitter-base terminal voltage appears across the neutral base region such that V_{EBj} is less than V_{EB} :

$$V_{EBj} = V_{EB} - \int_{w_2}^{w_3} E(y) dy .$$

By substituting the expression in Eq. 4.2 into the preceding relation, V_{EBj} can be expressed as follows:

$$V_{EBj} = V_{EB} - \frac{kT}{e} \ln \left(\frac{p(w_2)}{N_A} \right) . \quad (4.3)$$

By using Eq. 4.3; the charge neutrality condition at $y = w_2$; and the junction law, $n(w_2) = n_o(w_2) \exp(eV_{EBj}/kT)$, the following expression for V_{EBj} is derived:

$$V_{EBj} = V_{EB} - \frac{kT}{e} \ln \left[\frac{1}{2} \left(1 + \sqrt{1 + \frac{4n_i^2 \exp(eV_{EB}/kT)}{N_A^2}} \right) \right] , \quad (4.4)$$

where n_i is the intrinsic carrier concentration. In order to be

assured that Eq. 4.4 is valid at any injection level, it is necessary to prove first that the junction law is valid at any injection level.

Figure 4.2 shows the space-charge distribution and the voltage distribution $\psi(y)$ in the depletion region of a p-n step junction where a voltage $-V$ is applied to the n-region. In the space-charge region of a p-n junction there is a large field strength E and a large carrier density gradient. In the current density equation for holes,

$$J_p = e\mu_p pE - eD_p \frac{dp}{dy},$$

the current density J_p is the difference between two large opposing currents so that $|J_p| \ll e\mu_p p|E|$ and $|J_p| \ll eD_p |dp/dy|$ for most of the space-charge region. Hence a good approximation is

$$-e\mu_p p \frac{d\psi}{dy} - eD_p \frac{dp}{dy} \approx 0$$

or

$$p(y) = p(w_2) \exp [-e\psi(y)/kT] \quad (4.5)$$

for $-w_1 \leq y \leq w_2$. Similarly, for electrons the following is obtained

$$n(y) = n(-w_1) \exp \left[-\frac{e[V_{BI} - V_{EBJ} - \psi(y)]}{kT} \right] \quad (4.6)$$

for $-w_1 \leq y \leq w_2$ where V_{BI} is the junction built-in potential. Here it is assumed that the quasi-Fermi levels for electrons and holes are constant in the depletion region. By using Eqs. 4.1, 4.5 and 4.6, the following expressions are obtained:




FIG. 4.2 (a) SPACE-CHARGE DISTRIBUTION IN A p-n STEP JUNCTION AND (b) VOLTAGE DISTRIBUTION IN A p-n JUNCTION; A VOLTAGE $-V$ IS APPLIED TO THE n-REGION. V_{BI} IS THE JUNCTION BUILT-IN POTENTIAL.

$$p(-w_1) = \frac{N_A B + N_D B^2}{1 - B^2}, \quad (4.7)$$

$$n(-w_1) = \frac{N_A B + N_D}{1 - B^2}, \quad (4.8)$$

$$p(w_2) = \frac{N_A + N_D B}{1 - B^2} \quad (4.9)$$

and

$$n(w_2) = \frac{N_A B^2 + N_D B}{1 - B^2}, \quad (4.10)$$

where

$$B = \exp [-e(V_{BI} - V_{EBJ})/kT].$$

Based on the facts that in n-type CATT devices $N_D \gg N_A$ and B is generally much less than one, Eqs. 4.8 and 4.10 can be reduced to

$$n(-w_1) \approx N_D$$

and

$$\begin{aligned} n(w_2) &\approx N_D B \\ &= n_o(w_2) \exp (eV_{EBJ}/kT) \end{aligned} \quad (4.11)$$

and they are always valid regardless of the injection level. On the other hand, Eqs. 4.7 and 4.9 are reduced to

$$\begin{aligned}
 p(-w_1) &\cong N_A B \\
 &= p_o(-w_1) \exp(eV_{EBj}/kT)
 \end{aligned}$$

and

$$p(w_2) = N_A$$

if $N_A/N_D \gg B$, which is the low injection level condition. When the injection level is no longer restricted to low injection levels, hole concentrations at $y = -w_1$ and w_2 are given by

$$\begin{aligned}
 p(-w_1) &= \{p_o(-w_1) + n_o(w_2) \exp[-e(V_{BI} - V_{EBj})/kT]\} \\
 &\quad \cdot \exp(eV_{EBj}/kT)
 \end{aligned}$$

and

$$p(w_2) = N_A + n(w_2) .$$

It has been shown that the junction law for electrons is always valid in an n-type CATT device in which $N_D \gg N_A$ and therefore Eq. 4.4 is valid at any injection level.

It has been shown that, except at low injection levels, there is a finite voltage drop in the bulk base region and there exists a finite electric field. This electric field aids the flow of minority carriers in the bulk base region. An effective diffusion constant can be defined which includes the effect of the drift field. The expression for the electron current density is

$$J_n = e\mu_n nE + eD_n \frac{dn}{dy} .$$

Substituting the relation in Eq. 4.2 into the preceding expression yields

$$J_n = eD_n \left(1 + \frac{n}{N_A + n} \right) \frac{dn}{dy} ,$$

and when it is evaluated at $y = w_2$, the result is

$$J_{nE} = \frac{eD_n}{w_B} \left(1 + \frac{1}{\frac{N_A}{1 + \frac{n_o(w_2) \exp(eV_{EBj}/kT)}}} \right) n_o(w_2) [\exp(eV_{EBj}/kT) - 1] ,$$

where

$$w_B = w_3 - w_2 .$$

At low injection levels, the expression for J_{nE} is

$$J_{nE} = \frac{eD_n}{w_B} n_o(w_2) [\exp(eV_{EBj}/kT) - 1] ,$$

and at very high injection levels the expression for J_{nE} becomes

$$J_{nE} = \frac{2eD_n}{w_B} n_o(w_2) \exp(eV_{EBj}/kT) .$$

The following can then be written:

$$I_{nE} = \frac{eA D_{nEFF}}{w_B} [n(w_2) - n_o(w_2)] , \quad (4.12)$$

where

$$D_{nEFF} = D_n \left(1 + \frac{1}{\frac{N_A}{1 + \frac{n}{n(w_2)}}} \right) .$$

Depletion region widths w_1 , w_2 and w_3 can be calculated by using the following analytical expressions:

$$w_1 = \left(\frac{2\epsilon}{eN_D} \right) \left(\frac{N_A}{N_A + N_D} \right)^{1/2} \frac{1}{\sqrt{V_{BI} - V_{EBJ}}} , \quad (4.13)$$

$$w_2 = \left(\frac{2\epsilon}{eN_A} \right) \left(\frac{N_D}{N_A + N_D} \right)^{1/2} \frac{1}{\sqrt{V_{BI} - V_{EBJ}}} \quad (4.14)$$

and

$$w_3 = w_{B_0} - \frac{\epsilon E(w_{B_0})}{eN_A} , \quad (4.15)$$

where V_{EBJ} is calculated by using Eq. 4.4 and $E(w_{B_0})$ is provided by the collector simulation computer program CCP which is discussed in Section 4.2.3. The Early effect³ of base width modulation is included in this device model through Eqs. 4.14 and 4.15.

An expression for the emitter particle current, which is valid at any injection level, can be obtained from Eq. 3.14 by replacing D_n , $n(w_2)$, $p(-w_1)$, V_{EB} , and w_{B_0} with the appropriate expressions that have been derived in this section. The emitter particle current is given by

$$I_E = eA_E \left[\frac{D_{nEFF}}{w_B} [n(w_2) - n_0(w_2)] + \frac{D_p}{w_E} [p(-w_1) - p_0(-w_1)] \right] , \quad (4.16)$$

where

$$w_E = w_{E_0} - w_1 \quad \text{if } w_{E_0} - w_1 < L_p$$

and

$$w_E = L_p \quad \text{if } w_{E_0} - w_1 > L_p$$

The charge Q_{EB} on each side of the emitter-base junction is

$$Q_{EB} = eN_D w_1 = eN_A w_2$$

Using the preceding relations yields

$$\begin{aligned} C_{TE} &= \frac{dQ_{EB}}{d(V_{BI} - V_{EBJ})} \\ &= \frac{A}{2} \left(2e\epsilon \frac{N_D N_A}{N_D + N_A} \right)^{1/2} (V_{BI} - V_{EBJ})^{-(1/2)} \end{aligned} \quad (4.17)$$

The displacement current through C_{TE} is I_{CTE} and is given by

$$\begin{aligned} I_{CTE} &= \frac{dQ_{EB}}{dV_{EBJ}} \frac{dV_{EBJ}}{dt} \\ &= C_{TE} \frac{dV_{EBJ}}{dt} \\ &= C_{TE} \frac{dV_{EB}}{dt} \end{aligned} \quad (4.18)$$

The emitter-base diffusion capacitance C_{DE} is associated with the storage of minority carriers in the bulk base region. If straight-line minority carrier distribution and $n(w_3) = 0$ are assumed, the total minority carrier charge stored in the neutral base region is

$$Q_B = \frac{1}{2} e A_E w_B n_0(w_2) \exp(eV_{EBj}/kT) ,$$

and the current associated with C_{DE} is

$$\begin{aligned} I_{CDE} &= \frac{dQ_B}{dt} \\ &= \frac{dQ_B}{dV_{EBj}} \frac{dV_{EBj}}{dt} \\ &= C_{DE} \frac{dV_{EB}}{dt} , \end{aligned} \tag{4.19}$$

where

$$\begin{aligned} C_{DE} &= \frac{dQ_B}{dV_{EBj}} \\ &= \frac{e}{kT} I_{nE} \frac{w_B^2}{2D_{nEFF}} . \end{aligned} \tag{4.20}$$

In reality $n(w_3)$ cannot be zero⁶³ because nonzero electron current density exists at $y = w_3$. Because of nonzero $n(w_3)$, an additional charge will be stored in the base. Kirk⁵¹ showed that the fluctuation of this stored charge in response to the input signal will introduce an additional time delay, approximately equal to w_B/v_{ns} , where v_{ns} is the electron saturated velocity. There is another time delay which is associated with emitter heavy doping. Until recently⁶⁴⁻⁶⁶ it had been assumed that the emitter should be as heavily doped as possible in order to ensure a high emitter injection efficiency. However, high doping will lead to the formation of band-edge tails and impurity level

broadening^{64,67} into an impurity band. DeMan⁶⁴ introduced a doping-dependent intrinsic carrier concentration n_i to account for the effect of heavy doping on the classical expressions for the electrical parameters. The validity of this approach was later verified theoretically.^{65,67} Under heavy doping conditions the hole current density injected into the emitter from the base is given by⁶⁸

$$J_p = eD_p \left[\frac{p}{n_i^2} \frac{dn_i^2}{dy} - \frac{p}{N_D} \frac{dN_D}{dy} - \frac{dp}{dy} \right] .$$

The holes experience an additional drift force proportional to the derivative of the change of the valence band edge. Therefore an additional component of hole current flowing from the base into the emitter of an n-type CATT device is introduced. Additional holes stored in the emitter cause an emitter delay time given by

$$\tau_e = \frac{1}{\beta_o} \int_0^{w_{E_o} - w_1} \frac{n_i^2}{N_D} \left(\int_0^y \frac{N_D}{D_p n_i^2} dy \right) dy ,$$

where $\beta_o \approx (D_{nD} w_{E_o} / D_{pA} w_{B_o})$. Therefore, microwave CATT devices are designed to have narrow emitter junction depths not only to reduce the emitter capacitance and the emitter sidewall capacitance, but also to reduce τ_e . Henderson and Scarbrough⁶⁹ considered the special case of flat arsenic and boron concentrations in the emitter region. In this case N_D and n_i are both constant and therefore τ_e is given by

$$\tau_e = \frac{w_{E_o}^2}{2D_p \beta_o^2} .$$

By including the two additional time delays, an effective diffusion capacitance can be defined as follows:

$$C_{DEFF} = \frac{e}{kT} I_{nE} \left(\frac{w_B^2}{2.43 D_{nEFF}} + \frac{w_B}{v_{ns}} + \frac{w_E^2}{2 D_{pO}^2} \right) \quad (4.21)$$

The base spreading resistance is calculated by using Eq. 3.19 and for convenience it is stated again below:

$$R_B = \left(\frac{w}{12 x_B \sigma_B l} + \frac{d}{2 x_B \sigma_B l} \right) \frac{1}{\text{number of emitter-base finger pairs}},$$

where the device structure is defined in Fig. 3.2. Base region conductivity modulation due to electron and holecarriers and the base region width modulation due to the Early effect are ignored in Eq. 3.19 although these effects can easily be included in the analysis.

The computer program for the emitter-base region EBCP solves the circuit model in Fig. 4.3. It is assumed that V_{sig} , R_B , and I_c , the total collector current, are known quantities where the current I_c is provided by the collector computer program CCP. Kirchhoff's voltage law demands

$$V_{sig}(t) - V_{EB}(t) - R_B \left[I_E(V_{EB}) + [C_{TE}(V_{EB}) + C_{DE}(V_{EB})] \frac{dV_{EB}}{dt} - I_c(t) \right] = 0.$$

This equation can be written as

$$\frac{dV_{EB}(t)}{dt} = \frac{1}{C_{TE}(V_{EB}) + C_{DE}(V_{EB})} \left[\frac{1}{R_B} [V_{sig}(t) - V_{EB}(t)] + I_c - I_E(V_{EB}) \right], \quad (4.22)$$




FIG. 4.3 EQUIVALENT CIRCUIT FOR THE
EMITTER-BASE REGION.

which is the differential equation to be solved numerically by the computer program EBCP. This differential equation is a first-order ordinary differential equation of the form

$$\frac{df}{dt} = g(t, f)$$

and can be solved by the fourth-order Runge-Kutta method:

$$f(t + \Delta t) = f(t) + \frac{\Delta t}{6} (k_1 + 2k_2 + 2k_3 + k_4), \quad (4.23)$$

where $k_1 = g[t, f(t)]$,

$k_2 = g[t + (\Delta t/2), f(t) + k_1(\Delta t/2)]$,

$k_3 = g[t + (\Delta t/2), f(t) + k_2(\Delta t/2)]$ and

$k_4 = g[t + \Delta t, f(t) + k_3\Delta t]$.

The assumption that $I_c(t)$ is a known quantity, at this point, appears artificial because I_c is known to be dependent on the electron particle current injected into the collector region which is dependent on V_{EB} , and V_{EB} is the unknown quantity being numerically evaluated. This apparent dilemma is resolved in Section 4.2.4.

4.2.3 Collector Region Large-Signal Model and the Collector Simulation Subroutine CCP.

4.2.3a Equations to be Solved and the Simulation Technique.

The collector simulation subroutine CCP consists of two parts: a large-signal simulation subprogram LSPP and a collector circuit computer subprogram CCCP. The iteration scheme is illustrated in Fig. 4.4. When CCP is called into operation, V_{CB} , J_{nB} , V_{bias} , Z_L and C_c are known quantities where

$$V_{CB} = V_{bias} + (I_{ET} - I_c)R_B \quad (4.24)$$




FIG. 4.4 THE COLLECTOR ITERATION SCHEME. (a) I_T IS CALCULATED BY USING LSSP WITH V_T KNOWN AND (b) I_{CC} AND V_T ARE CALCULATED, WITH V_{CB} , I_T , C_C AND Z_L KNOWN, BY USING CCCP.

and

$$J_{nB} = \text{base transport factor} \times J_{nE} = \text{sech} \frac{w_B}{L_n} \times J_{nE} \quad (4.25)$$

The collector depletion capacitance¹² is given by

$$C_c = \left(C_i + \frac{R_b}{R_b + R_{bb'}} C_b \right) (\text{number of emitter-base finger pairs}) \quad (4.26)$$

where

$$R_b = \frac{d}{2x_B \sigma_B \ell} \quad ,$$

$$R_{bb'} = \frac{w}{12x_B \sigma_B \ell} \quad ,$$

$$C_i = \frac{\epsilon}{w_T} w \ell$$

and

$$C_b = \frac{2\epsilon}{w_T} d \ell \quad .$$

The definitions of the device geometrical parameters are included in Fig. 3.2. The computer subprogram LSSP is used to calculate J_T , with V_T and J_{nB} as known quantities. The computer subprogram CCCP is used to calculate V_T , J_{cc} and J_c with V_{CB} , J_T , C_c and Z_L as given quantities. Figure 4.5 shows the block diagram of collector simulation subroutine CCP. The assumption that V_{CB} and J_{nB} are known quantities appears




FIG. 4.5 BLOCK DIAGRAM OF LARGE-SIGNAL SUBROUTINE CCP.

artificial because V_{CB} and J_{nB} are J_c dependent and J_c is the quantity being numerically calculated. This dilemma is resolved in Section 4.2.4.

4.2.3b Subprogram LSSP. The subroutine program LSSP is based on a device simulation program developed at the Electron Physics Laboratory written from the point of view of computational efficiency by Bauhahn and Haddad.⁶² The subprogram LSSP obtains a spatially one-dimensional solution of the continuity equations, Poisson's equation, and the current expressions obtained from a first-order solution of the Boltzmann transport equation. Figure 4.6 presents the basic flow of the simulation. If the electric field, carrier concentrations, V_T and J_T are known at a particular time t , Fig. 4.6 illustrates how the electric field, carrier concentrations, V_T and J_T at $t + \Delta t$ are obtained. Note that currents are defined to be positive in the direction of the electric field. The simulation is voltage driven, therefore $V_T(t + \Delta t)$ must be given. As shown in Fig. 4.6, the first step is to solve the continuity equations and obtain $p(t + \Delta t)$ and $n(t + \Delta t)$ where G is the generation rate ($C-s^{-1}-cm^{-3}$) and x is the one-dimensional spatial coordinate (cm). Carrier concentrations at $t + \Delta t$ can be obtained because the derivatives of p and n with respect to time in the finite-difference approximations include $p(t + \Delta t)$ and $n(t + \Delta t)$ terms. The second step is using Poisson's equation to obtain $E(t + \Delta t)$ to within a constant of integration. This constant is determined by requiring that the integral of the electric field across the collector region equals the base-collector voltage V_T at $t + \Delta t$. At this point, the carrier concentrations and the electric field at $t + \Delta t$ are known. In Step 3 the carrier velocities at $t + \Delta t$ are determined since the electric field at $t + \Delta t$ is known where $v_{ps,ns}$ are the saturated hole and electron

1.

$$e \frac{\partial p}{\partial t} = G[E(x,t)] - \frac{\partial J_p(x,t)}{\partial x} \quad (A)$$

$$e \frac{\partial n}{\partial t} = G[E(x,t)] + \frac{\partial J_n(x,t)}{\partial x} \quad (B)$$

+

yields $p(t + \Delta t)$, $n(t + \Delta t)$.

+
2.

$$e \frac{\partial E(t + \Delta t)}{\partial x} = e[p(x,t + \Delta t) - n(x,t + \Delta t) - N_A^-(x)]$$

subject to: $V_T(t + \Delta t) = \int_0^{w_T} E(t + \Delta t) dx$

+

yields $E(t + \Delta t)$

+
3.

$$v_{p,n}(t + \Delta t, x) = v_{ps,ns} \left\{ 1 - \exp [-E(x,t + \Delta t)u_{p,n}/v_{ps,ns}] \right\}$$

+

yields $v_{p,n}(t + \Delta t, x)$

+
4.

$$J_p(x,t + \Delta t) = ep(x,t + \Delta t)v_p(x,t + \Delta t) - eD_p \frac{\partial p(t + \Delta t)}{\partial x}$$

$$J_n(x,t + \Delta t) = en(x,t + \Delta t)v_n(x,t + \Delta t) + eD_n \frac{\partial n(t + \Delta t)}{\partial x}$$

$$J_T^{(t+\Delta t)} = \frac{1}{w_T} \int_0^{w_T} [J_p(t + \Delta t) + J_n(t + \Delta t)] dx$$

+

yields $J_{p,n}(x,t + \Delta t)$

+
5.

$$G[E(x,t + \Delta t)] = A_p \exp [-b_p/E(x,t + \Delta t)] |J_p(x,t + \Delta t)|$$

$$+ A_n \exp [-b_n/E(x,t + \Delta t)] |J_n(x,t + \Delta t)|$$

FIG. 4.6 EQUATIONS SOLVED AND SEQUENCE OF STEPS.

velocities (cm-s^{-1}) and $\mu_{p,n}$ are the hole and electron low-field mobilities ($\text{cm-V}^{-1}\text{-s}^{-1}$), respectively. Step 4 shows the expressions used to calculate the current densities at $t + \Delta t$ where $J_{p,n}$ are the hole and electron current densities and J_T is the collector terminal particle current density which is found by integrating the particle current densities throughout the collector region. It should be pointed out that J_T is not the total collector current density because it does not include the displacement current, which must be supplied externally. The total current density at any point x is a constant and can be written as follows:

$$J_c = J_p(x) + J_n(x) + \epsilon \frac{\partial E}{\partial t} . \quad (4.27)$$

Integrating from $x = 0$ to $x = w_T$ yields

$$\begin{aligned} J_c &= \frac{1}{w_T} \int_0^{w_T} [J_p(x) + J_n(x)] dx + \frac{\epsilon}{w_T} \frac{\partial}{\partial t} \int_0^{w_T} E(x) dx \\ &= J_T + \frac{\epsilon}{w_T} \frac{\partial V_T}{\partial t} . \end{aligned} \quad (4.28)$$

Step 5 is used to determine the generation rate G whose expression is given in Step 5 of Fig. 4.6. The values of α_n and α_p are determined experimentally and can be calculated by using Tables 2.1 and 2.2. After these five steps of calculation, everything about the collector region at $t + \Delta t$ is known. A new driving voltage value at $t + 2\Delta t$ is specified and the cycle is repeated.

4.2.3c The Difference Equations in Computer Subprogram LSSP.

The difference eqns used to solve the differential equations of

Fig. 4.6 are presented here. Figure 4.7 shows the space-time grid used for the differential equations where the index K refers to the time step, the index J refers to the carrier space step, and the index I refers to the field space step.

The continuity equations are approximated by

$$\frac{(p)_J^{K+1} - (p)_J^K}{\Delta t/e} = (G)_J^K - \frac{(j_p)_I^K - (j_p)_{I-1}^K}{\Delta x} \quad (4.29)$$

and

$$\frac{(n)_J^{K+1} - (n)_J^K}{\Delta t/e} = (G)_J^K + \frac{(j_n)_I^K - (j_n)_{I-1}^K}{\Delta x}, \quad (4.30)$$

where Δt is the time step; Δx is the space step; and the generation rate, assuming that only pure avalanche generation occurs in the collector region, is given by

$$(G)_J^K = \frac{1}{2} (G)_I^K + \frac{1}{2} (G)_{I-1}^K, \quad (4.31)$$


where

$$(G)_I^K = (\alpha_n)_I^K |(j_n)_I^K| + (\alpha_p)_I^K |(j_p)_I^K|. \quad (4.32)$$

The time step Δt is limited in this case by the dielectric relaxation time⁶² which is given by

$$\Delta t \leq \tau_R \triangleq \frac{\epsilon}{e(n\mu_n + p\mu_p)}, \quad (4.33)$$


where μ_n and μ_p are the electron and hole mobilities. Poisson's equation becomes



(●) CARRIER CONCENTRATIONS

(○) ELECTRIC FIELD, PARTICLE CURRENTS, GENERATION RATES

(a)



(b)

FIG. 4.7 SPACE-TIME MESH USED TO WRITE THE DIFFERENCE EQUATIONS.

(a) SPACE MESH. (b) SPACE-TIME MESH.

$$\frac{(E)_I^K - (E)_{I-1}^K}{\Delta x} = \frac{(p)_J^K - (n)_J^K + (N_D)_J}{\epsilon/e}, \quad (4.34)$$

where E is the electric field and N_D is the donor doping density in the collector region. The transport equations for electrons and holes become

$$(J_p)_I^K = e(p)_J^K (v_p)_I^K - e(D_p)_I^K \frac{(p)_{J+1}^{K+1} - (p)_J^{K+1}}{\Delta x} \quad (4.35)$$

and

$$(J_n)_I^K = e(n)_{J+1}^K (v_n)_I^K + e(D_n)_I^K \frac{(n)_{J+1}^{K+1} - (n)_J^{K+1}}{\Delta x} \quad (4.36)$$

for $(E)_I^K \geq 0$ and

$$(J_p)_I^K = e(p)_{J+1}^K (v_p)_I^K - e(D_p)_I^K \frac{(p)_{J+1}^{K+1} - (p)_J^{K+1}}{\Delta x} \quad (4.37)$$

and

$$(J_n)_I^K = e(n)_J^K (v_n)_I^K + e(D_n)_I^K \frac{(n)_{J+1}^{K+1} - (n)_J^{K+1}}{\Delta x} \quad (4.38)$$

for $(E)_I^K \leq 0$, where v_n and v_p are given by the expressions

$$(v_p)_I^K = v_{ps} \left[1 - \exp \left(- \frac{(E)_I^K \mu_p}{v_{ps}} \right) \right] \quad (4.39)$$

and

$$(v_n)_I^K = v_{ns} \left[1 - \exp \left(- \frac{(E)_I^K \mu_n}{v_{ns}} \right) \right], \quad (4.40)$$

respectively, and D_n and D_p are the field-dependent electron and hole

diffusion coefficients. The drift terms in the current density equations use "upwind" carriers and are explicit. The reason for the name upwind can be seen in Eqs. 4.35 through 4.38, i.e., in order to calculate the particle current at (I,K), the particle concentration in the direction opposing the particle flow, in the upwind direction, is used. The diffusion terms are implicit. This completes the semiconductor difference equations.

The voltage constraint stated in Step 2 of Fig. 4.6,

$$V_T(t + \Delta t) = \int_0^{w_T} E(t + \Delta t) dx, \quad (4.41)$$

can be expressed as follows:

$$(V_T)^K = \Delta x \sum_{I=1}^{NSTEP} (E)_I^K, \quad (4.42)$$

where $NSTEP \triangleq w_T/\Delta x$ and the field index $I = 1, 2, \dots, NSTEP$.

The electron current density at the base-collector metallurgical junction is assumed to be equal to the electron current density at the edge of the base-collector depletion region since the width of the base-collector depletion region into the base region is very small. Most of the carrier generation occurs in the depleted collector region. The electric field at the base-collector metallurgical junction is always above the electric field necessary to sustain electron and hole carrier saturation velocities. If the electron and hole carrier densities at the base-collector metallurgical junction are defined to be

$$n_B(t) = \frac{J_{nB}(t)}{v_{ns}}$$

and

$$p_B(t) = \frac{J_{pB}(t)}{v_{ps}},$$

respectively, where v_{ns} and v_{ps} are the electron and hole carrier saturation velocities and the avalanche multiplication produced hole current J_{pB} is calculated by the subprogram LSSP, the actual current densities at this boundary will be significantly lower than J_{nB} and J_{pB} . The reason for this is that there are large magnitude electron and hole diffusion currents flowing in the opposite direction to the drift current components. Figure 4.8 contains the schematic distribution profiles of electron and hole densities in the depleted collector region. A set of "current conserving" boundary conditions will now be derived. When the electric field is pointing in the direction opposing that of the space coordinate x , as in n-type CATT devices, the following is obtained:


$$J_p = epv_p + eD_p \frac{\partial p}{\partial x}$$

and


$$J_n = env_n - eD_n \frac{\partial n}{\partial x}$$

which can be written as


$$(J_p)_1^K = e(p)_1^K (v_p)_1^K + e(D_p)_1^K \frac{(p)_2^K - (p)_1^K}{\Delta x}$$



(a)



(b)



(c)

FIG. 4.8 (a) COLLECTOR REGION, (b) $|E(x)|$ PROFILE AND
(c) ELECTRON AND HOLE CONCENTRATION PROFILE.

and

$$(J_n)_1^K = e(n)_1^K (v_n)_1^K - e(D_n)_1^K \frac{(n)_2^K - (n)_1^K}{\Delta x}.$$

The boundary conditions are obtained from these equations by rearranging the terms and they are

$$n_B(t) = \frac{J_{nB}(t) + eD_n(n)_2^K/\Delta x}{ev_{ns} + eD_n/\Delta x} \quad (4.43)$$

and

$$p_B(t) = \frac{J_{pB}(t) - eD_p(p)_2^K/\Delta x}{ev_{ps} - eD_p/\Delta x}, \quad (4.44)$$

where $n_B(t) \triangleq (n)_1^K$, $p_B(t) \triangleq (p)_1^K$, $J_{nB}(t) \triangleq (J_n)_1^K$, $J_{pB}(t) \triangleq (J_p)_1^K$ and the indexes 1 and 2 represent the space point at the metallurgical junction and the space point next to the junction, respectively. The carrier velocities are assumed to be at the saturation values and the diffusion constants have the low field values.

4.2.3d Subprogram CCCP. The circuit problem to be solved by CCCP is shown in Fig. 4.4. The differential equations to be solved are

$$\frac{dV_T}{dt} = V_T' \quad (4.45)$$

and

$$\begin{aligned} \frac{dv_T}{dt} = & \frac{C_L}{C_c + C_L} \frac{d^2 v_{CB}}{dt^2} + \frac{1}{C_c + C_L} \frac{1}{R_L} \frac{dv_{CE}}{dt} - \frac{1}{C_c + C_L} \frac{dI_T}{dt} \\ & + \frac{1}{C_c + C_L} \frac{1}{L_L} v_{CB} - \frac{1}{C_c + C_L} \frac{1}{R_L} v_T - \frac{1}{C_c + C_L} \frac{1}{L_L} v_T, \quad (4.46) \end{aligned}$$

and they are of the form

$$\frac{df_1}{dt} = g_1(t, f_1, f_2)$$

and


$$\frac{df_2}{dt} = g_2(t, f_1, f_2).$$


Their solutions can be obtained by using the fourth-order Runge-Kutta method.

4.2.4 Iteration Scheme Which Couples the Emitter-Base Region and the Collector Region Simulations. Previously, the details of EBCP and CCP (LSEP and CCCP) were discussed. The iteration scheme which couples EBCP and CCP is described in Fig. 4.9 which is the block diagram of the complete large-signal computer simulation program.


4.3 Sample Results

Large-signal simulations using EBCP and CCP, determine I_E , I_{CTE} , I_{CDE} , V_{EB} , V_{EBJ} , J_{nB} , I_T , I_{pB} , I_{cc} , I_c and V_T . From these results the CATT amplifier output RF power, power gain and efficiency can be determined. Figure 4.10a shows the waveforms of J_{nB} , J_T and V_T for the case in which the load is a high-Q tank circuit whose resonant frequency is tuned to the signal frequency. Figure 4.10b





(a)



(b)

FIG. 4.10 (a) J_{nB} , J_T AND V_T WAVEFORMS AND (b) DISTRIBUTION PLOTS OF ELECTRON DENSITY (MINUS SIGNS), HOLE DENSITY (PLUS SIGNS), AND ELECTRIC FIELD PROFILE (SOLID LINES). (xxx REPRESENTS THE REGION WHERE THE ELECTRIC FIELD HAS REVERSED ITS DIRECTION)

shows the distribution plots of electron and hole densities and the electric field profile at various phase angles. At $\theta = 18$ degrees an insignificant number of electrons is injected into the collector region, at $\theta = 108$ degrees a large number of electrons is injected and they undergo avalanche multiplication, at $\theta = 144$ degrees electron carriers drift across the depleted collector region, and at $\theta = 288$ degrees most of the electron carriers have been collected at the collector contact.

4.4 Improvements Over Previous Large-Signal Simulation of Class C CATT Amplifiers

The computer large-signal simulation program described in this chapter has eliminated the following inadequacies contained in the large-signal simulation by Yu et al.:³³

1. Emitter-base high-injection level effects were not incorporated.
2. Effects of high emitter doping level, minority carrier induced electric field in the base region, and a nonzero minority carrier density at the base-side edge of the base-collector depletion region were ignored.
3. The Early effect was ignored.
4. Diffusion currents in the depleted collector region were ignored.
5. A current nonconserving boundary condition for minority carriers in the depleted collector region was employed.
6. In determining the feedback hole current in an n-type CATT device, a time-averaged carrier multiplication factor was used which

is valid only if the emitter-base injected charge is very narrow and the carriers generated due to the base-collector reverse saturation current are negligible.

4.5 Conclusions

In this chapter, analytical expressions for the circuit model of the emitter-base region were derived. These expressions are valid at any injection level. The Early effect, high emitter doping density effect, and nonzero $n(w_3)$ effect were taken into consideration. The collector region is modeled by employing a difference-equations version of the semiconductor differential equations. Descriptions were given for the numerical methods used. Field dependences of charge carrier drift velocities, diffusion constants and ionization coefficients, and the space-charge effect were included in modeling the collector region. The iteration scheme which couples the emitter-base circuit model and the collector region is described. The iteration scheme is constructed in such a way that the time step size for EBCP, LSSP and CCCP can be independently different from each other. This feature is very convenient and can save much unnecessary simulation cost.

CHAPTER V. LARGE-SIGNAL STUDIES FOR CLASS C CATT AMPLIFIERS
AND COMPARISON WITH CLASS C BJT AMPLIFIERS

5.1 Introduction

In this chapter large-signal results of Class C CATT and BJT amplifiers are obtained from the computer simulation model developed in the previous chapter. This study is concerned with a series of X-band CATT devices with uniformly doped and HI-LO collector structures and a series of X-band BJTs with uniformly doped collector structures. The main distinction between the CATT devices and the BJTs is that the avalanche multiplication factor of the latter is always limited to 1.1 or less. The effects of impurity doping levels and widths of the base and the collector regions and the optimum dc bias and load are investigated at various input power levels and operating frequencies. The Class C CATT and BJT amplifiers are compared on the basis of their efficiency, power gain, and the device inherent bandwidth.

5.2 Large-Signal Simulation Results for Class C CATT Amplifiers

5.2.1 General Discussion. The following study shows the effects of avalanche multiplication and wide collector regions. Large-signal simulations of Class C CATT amplifiers with various impurity doping levels and widths of the base and collector regions are carried out. The usefulness and the limitation of carrier multiplication and long collector transit angles are explored. The optimum values of the device parameters are determined. The amplifier inherent bandwidth, dynamic range, power gain, efficiency, optimum dc bias and optimum load are investigated.

The following large-signal simulations used the label DEV:material, type, letter, N_c (cm^{-3}), w_T (μm) for devices with uniformly doped collectors and DEV:material, type, letter, N_{av} (cm^{-3}), w_{av} (μm), N_{drift} (cm^{-3}), w_D (μm) for devices with HI-LO collector regions, where the symbols N_c , w_T , N_{av} , w_{av} , N_{drift} and w_D have been defined previously. Therefore, DEV:Si,n,A, 2×10^{16} ,1.1, 1×10^{15} ,2.9 is the label used for a Si device which has an emitter-base structure A and a collector structure whose avalanche multiplication region is impurity doped at $2 \times 10^{16} \text{ cm}^{-3}$ and is 1.1 μm wide, and whose drift region is impurity doped at $1 \times 10^{15} \text{ cm}^{-3}$ and is 2.9 μm wide. The geometrical dimensions and the impurity doping levels of the emitter-base structures simulated are listed in Table 5.1.


5.2.2 Optimum Load. The optimum load for a Class C CATT amplifier is the same as that for a Class C BJT amplifier. To obtain maximum RF power at the fundamental harmonic, the load should be a high Q, parallel RLC tank circuit which, in combination with the collector cold capacitance C_c , has a resonant frequency equal to that of the emitter-base driving signal. With such a load, a typical set of $J_T(t)$, $V_T(t)$ and the emitter-base injected charge carrier waveforms is shown in Fig. 5.1 where the effective dynamic multiplication factor M_A is defined as:

$$M_A = \frac{\int_0^T J_T(t) dt}{\int_0^T [J_{nB}(t) + J_{c_{ns}} + J_{c_{ps}}] dt} \quad (5.1)$$


and η is the overall amplifier efficiency. The aforementioned optimum load condition can be derived as follows. The average output power is

Table 5.1
Emitter-Base Structural Parameters

Emitter-Base Structure	N_D ($1/cm^3$)	w_{E_0} (μm)	N_A ($1/cm^3$)	w_{B_0} (μm)	x_{B_1} (μm)	x_{B_2} (μm)	w (μm)	d (μm)	λ (μm)	h (μm)	Emitter-Base Finger Pairs	A_E (cm^2)
A	1×10^{19}	0.3	5×10^{17}	0.3	0.3	0.6	0.75	1.55	30	4	10	2.25×10^{-6}
B	5×10^{19}	0.4	2.5×10^{17}	0.25	0.25	0.65	0.6	0.2	20	4	14	1.68×10^{-6}



(a)



(b)

FIG. 5.1 (a) J_T AND V_T WAVEFORMS WHEN R_L IS OPTIMUM ($G_p = 9.74$ dB, $\eta = 55$ PERCENT, $V_{RF} = 31.3$ V AND $M_A = 1.036$). (b) J_T AND V_T WAVEFORMS WHEN R_L IS GREATER THAN THE OPTIMUM VALUE ($G_p = 9.15$ dB, $\eta = 52$ PERCENT, $V_{RF} = 33$ V, $M_A = 1.053$). (DEV:Si,n,B, 6×10^{15} ,2; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V; $V_{bias} = 40$ V)

given by

$$P_{out} = \frac{1}{T} \int_0^T I_c(t) V_T(t) dt, \quad (5.2)$$

where T is the RF period. Since $I_c(t) = I_T(t) + C_c(dV_T/dt)$,

$$P_{out} = \frac{1}{T} \int_0^T I_T(t) V_T(t) dt. \quad (5.3)$$

If $I_T(t)$ and $V_T(t)$ are expressed in terms of their harmonic components, Eq. 5.3 becomes


$$P_{out} = I_{T_{dc}} V_{T_0} + |I_{T_1}| |V_{T_1}| \cos \theta_1 + |I_{T_2}| |V_{T_2}| \cos \theta_2 + \dots + |I_{T_n}| |V_{T_n}| \cos \theta_n + \dots, \quad (5.4)$$

where θ_n is the phase difference between the n th harmonic components of $I_T(t)$ and $V_T(t)$. Under optimum load conditions, current component I_{T_1} sees a nearly pure resistive load and all higher harmonics of $I_T(t)$ see nearly a zero impedance. Therefore, θ_1 is approximately π rad and $V_{T_n} \approx 0$ V for $n \geq 2$.


The resistor R_L of the parallel RLC load should be such that an optimum $V_T(t)$ is produced. For a given dc bias, if R_L is below the optimum value, a small amplitude V_T is produced which means less output power. If R_L is too large, an overly large V_T will be impressed across the collector region which will cause a decrease in both the amplifier efficiency and the available power to the load. This may be due to two different reasons or to a combination of the two depending on the dc bias. First, an extremely large-amplitude RF voltage causes the electric field in significant portions of the drift region to be depressed below

that necessary to sustain carriers at a saturated velocity during a significant portion of their transit across the drift region. Two consequences follow which reduce the efficiency and the output power. The $J_T(t)$ and $V_T(t)$ waveforms corresponding to this situation are shown in Fig. 5.1. The slowing down of charge carriers caused the large depression in the $J_T(t)$ waveform which is highly detrimental to the efficiency and power output since the depression occurs near the minimum of $V_T(t)$. The slowing down of the charge carriers also caused an expansion in the width of the $J_T(t)$ waveform which means lower efficiency. The reduction in efficiency is more severe at higher collector transit angles due to the functional dependence of efficiency on $\sin(\theta_T/2)/(\theta_T/2)$ where $\theta_T = \omega w_T/v_s$. If $\theta_T \approx \pi$ rad, an expansion in the width of the $J_T(t)$ waveform could mean that large conduction current would be flowing during the positive half-cycle of the nearly sinusoidal $V_T(t)$ which means energy dissipation. Second, having a large-amplitude RF voltage impressed across the collector causes the electric field in the avalanche multiplication region to become extremely high when $V_T(t)$ is maximum so that a significant pulse of charge, produced by the avalanche multiplication of the thermally generated collector reverse saturation current, is injected into the drift region. This pulse of charge is injected much earlier than the emitter-base injected pulse of charge. Thus, the effective width of the $J_T(t)$ waveform is significantly increased and therefore the efficiency is reduced drastically. The J_T and V_T waveforms corresponding to the second case are shown in Fig. 5.2.

5.2.3 Dc Bias. It was mentioned previously that a high-efficiency, high-gain CATT amplifier requires a dc bias such that both a



(a)



(b)

FIG. 5.2 (a) J_T AND V_T WAVEFORMS WHEN R_L IS OPTIMUM

($G_p = 10.75$ dB, $\eta = 43$ PERCENT, $V_{RF} = 27.2$ V

AND $M_A = 1.107$). (b) J_T AND V_T WAVEFORMS WHEN

R_L IS GREATER THAN THE OPTIMUM VALUE ($G_p = 7.37$ dB,

$\eta = 20.9$ PERCENT, $V_{RF} = 20$ V AND $M_A = 1.67$).

(DEV:Si,n,B, 6×10^{15} ,2; $f = 12.75$ GHz; $V_{sig}(t) =$

$1.1 \sin \omega t - 0.191$ V; $V_{bias} = 45$ V)

large-amplitude $V_T(t)$ and a significant multiplication factor occur. The effects of the dc bias on the amplifier performance can be illustrated by the results given in Table 5.2. Figure 5.3 shows the optimum J_T and V_T waveforms of a typical 4- μm CATT device at different dc biases. The operating frequency is 12.75 GHz. The optimum dc bias is 65 V. At a lower dc bias, i.e., 60 V, both the allowed amplitude of $V_T(t)$ and the multiplication factor are reduced. The output power, power gain and efficiency are also decreased. At a dc bias higher than the optimum value, i.e., 80 V, although the multiplication factor is higher, the allowed amplitude of $V_T(t)$ decreases drastically which leads to lower output power, lower power gain and lower efficiency. The drastic reduction of the amplitude of V_T is due to the fact that when the dc bias is significantly higher than the optimum value, a large-amplitude $V_T(t)$ would cause an injection of a charge pulse at a phase angle much earlier than the emitter-base injected signal charge. This prematurely injected pulse of charge is the result of avalanche multiplication of the thermally generated collector reverse saturation current under an extremely high electric field. The effective width of $J_T(t)$ widens, therefore, efficiency decreases. The device also loses its controlled avalanche characteristics.

When the emitter-base driving signal is varied in its amplitude, the amount of charge carriers injected into the collector region varies as well. It was found that as the amplitude of the driving signal increases the optimum dc bias for optimum gain and efficiency decreases slightly. This is due to the space-charge effect of the injected charge carriers from the emitter-base junction. A larger number of injected carriers results in lower carrier multiplication, and the

Table 5.2

Effects of Dc Bias on Amplifier Performance

DEV:Si,n,A, 2.2×10^{16} , $1.1, 2 \times 10^{15}$,2.9; $V_{sig} = 1.15 \sin \omega t - 0.2 \text{ V}$;
 $f = 12.75 \text{ GHz}$

V_{bias} (V)	RF Voltage Amplitude (V)	M_A	P_{out} (W/cm ²)	η (Percent)
57.5	12	6.25	7.5×10^3	10
55	17	5.65	8.5×10^3	16.5
52.5	24	5.5	8.5×10^3	25
50	28.5	5.5	8.5×10^3	28
42.5	22.5	4.6	5.25×10^3	22.5

DEV:Si,n,B, 6×10^{15} ,4; $V_{sig} = 1.1 \sin \omega t - 0.191 \text{ V}$; $f = 12.75 \text{ GHz}$

V_{bias} (V)	RF Voltage Amplitude (V)	M_A	P_{out} (W/cm ²)	η (Percent)	G_p (dB)
80	12.5	2.3	2.4×10^4	10	11.77
73	30.1	1.83	2.98×10^4	25	14.13
65	42.4	1.75	2.96×10^4	38.1	15.24
60	38.7	1.71	2.63×10^4	34.1	14.58
55	31.8	1.43	2.09×10^4	32.9	13.22
35	12.9	1.09	8.197×10^3	21.4	8.05

(Cont.)

Table 5.2 (Cont.)

DEV: Si, n, B, 1×10^{16} , 4; $V_{sig} = 1.1 \sin \omega t - 0.191$ V; $f = 12.75$ GHz

V_{bias} (V)	RF Voltage Amplitude (V)	M_A	P_{out} (W/cm ²)	η (Percent)	G_p (dB)
55	17.4	3.1	2.985×10^4	20.7	12.99
52.5	26.4	2.76	3.47×10^4	26.8	14.55
50	31	2.69	3.384×10^4	25.1	14.86
47.5	27.8	2.41	2.7×10^4	22.6	13.73
45	24.4	2.12	2.088×10^4	20	12.43
40	15.5	1.53	1.23×10^4	17.1	9.65




FIG. 5.3 J_T AND V_T OF A TYPICAL 4×10^{-4} cm COLLECTOR DEVICE OPERATING AT 12.75 GHz AND MAXIMUM ALLOWED RF VOLTAGE AMPLITUDE. (a) DC BIAS BELOW THE OPTIMUM VALUE, (b) DC BIAS ABOVE THE OPTIMUM VALUE, AND (c) AT OPTIMUM DC BIAS. (DEV:Si,n,B, 6×10^{15} ,4)

importance of carrier multiplication in determining the amplifier gain and output power of a given CATT device at the optimum operating condition relative to that of the RF voltage amplitude is reduced. The variation in optimum dc bias as a function of the emitter-base driving signal level is illustrated in Table 5.3. The space-charge effect is illustrated in Figs. 5.4 and 5.5. Plots of electric field profile, electron and hole distributions at various phase angles, and J_T and V_T waveforms corresponding to two different emitter-base signal levels are shown. The device is DEV:Si,n,B, 6×10^{15} , 4. The profiles of the electric field at various phase angles explain the reduction of M_A as the driving signal level is increased. It is also observed that V_{sus} , the minimum allowed V_T , is lower due to space charge and therefore the maximum allowed RF voltage amplitude increases slightly with increasing V_{sig} , assuming V_{bias} is kept constant.

The optimum dc bias also varies with the operating frequency. It was found that, for a given device, the optimum dc bias increases with increasing operating frequency. This is because as the operating frequency increases the transit angle increases; therefore, charge carriers are injected into the depleted collector earlier in a given cycle when the value of $V_T(t)$ is higher. Avalanche multiplication becomes a more important factor in determining the gain and the RF output power. Avalanche multiplication is a sensitive function of the electric field. The variation of optimum dc bias with operating frequency is illustrated by the results tabulated in Table 5.4.

5.2.4 Effects of N_{av} , w_{av} , N_{drift} and w_D in HI-LO Collector Structures. The effects of varying N_{av} , w_{av} , N_{drift} and w_D are examined in this section. The results given in Table 5.5 give the

Table 5.3

Variation of Optimum Dc Bias with Emitter-Base Signal Level

DEV:Si,n,B,1 x 10¹⁶,4; f = 12.75 GHz

<u>V_{sig} (V)</u>	<u>Optimum Dc Bias (V)</u>	<u>RF Voltage Amplitude (V)</u>	<u>M_A</u>
1.05 sin ωt - 0.1823	55	26.3	3.98
1.10 sin ωt - 0.191	51.5	29	2.71
1.15 sin ωt - 0.199	51	31	1.75
1.20 sin ωt - 0.2083	48.5	34	1.57
1.25 sin ωt - 0.217	46	38.1	1.45

DEV:Si,n,B,6 x 10¹⁵,4; f = 12.75 GHz

1.05 sin ωt - 0.1823	70	40	2.55
1.10 sin ωt - 0.191	65	42.4	1.75
1.15 sin ωt - 0.199	64	49.6	1.57
1.2 sin ωt - 0.2084	63.5	50	1.37





FIG. 5.4 (a) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (b) J_T AND V_T WAVEFORMS. (DEV: Si, n, B, 6×10^{15} , $f = 12.75$ GHz; $V_{bias} = 65$ V; $V_{sig} = 1.05 \sin \omega t - 0.1823$ V; and xxx REPRESENTS THE COLLECTOR REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)





FIG. 5.5 (a) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (b) J_T AND V_T WAVEFORMS. (DEV: Si, n, B, 6×10^{15} , 4; $f = 12.75$ GHz; $V_{bias} = 65$ V; $V_{sig} = 1.2 \sin \omega t - 0.2083$ V; AND $\times \times \times$ REPRESENTS THE COLLECTOR REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)

Table 5.4

Variation of Optimum Dc Bias with Operating Frequency

(DEV:Si,n,B,2.2 x 10¹⁶,1.1,2 x 10¹⁵,2.9)

$$V_{sig} = 1.1 \sin \omega t - 0.191 \text{ V}$$

<u>f (GHz)</u>	<u>Optimum Dc Bias (V)</u>
7	50
10	52.5
12.75	52.5
14	55
18	57
21	57.5

$$V_{sig} = 1.05 \sin \omega t - 0.1823 \text{ V}$$

7	50
12.75	52.5
21	57.5

$$V_{sig} = 1.0 \sin \omega t - 0.1736 \text{ V}$$

7	50
12.75	52.5
21	55

Table 5.5

Effects of N_{av} on the Performance of Class C CATT Amplifiers

DEV: Si, n, A, N_{av} , 1.1, 2×10^{15} , 2.9; $V_{sig}(t) = 1.15 \sin \omega t - 0.2$ V;
 $f = 12.75$ GHz

N_{av} ($1/cm^3$)	Optimum Dc Bias (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_p (dB)
1.6×10^{16}	67.5	4.1	41	33	2.69
1.8×10^{16}	62.5	4.4	36	32	3.83
2×10^{16}	57.5	5.5	33.5	30.5	4.1
2.2×10^{16}	50	5.5	27.5	28	4.62
2.4×10^{16}	45	5.7	21	24	4.16
2.6×10^{16}	40	6.35	15.7	18.5	3.33

DEV: Si, n, B, N_{av} , 0.6, 2×10^{15} , 3.4; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V;
 $f = 12.75$ GHz

1×10^{16}	75	1.2	43	32	13.2
2.5×10^{16}	67.5	1.5	50	41	15.1
3×10^{16}	66.5	1.82	52.7	39.5	15.6
4×10^{16}	57.5	2.2	40.5	30	15.2

(Cont.)

Table 5.5 (Cont.)

DEV:Si,n,B, N_{av} ,0.8,2x10¹⁵,3.2; $V_{sig}(t) = 1.1 \sin \omega t - 0.191 \text{ V}$;
 $f = 12.75 \text{ GHz}$

$N_{av} \text{ (1/cm}^3\text{)}$	Optimum Dc Bias (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_p (dB)
1x10 ¹⁶	75	1.3	45.5	33	13.9
1.75x10 ¹⁶	70	1.6	50	38.5	15.2
2x10 ¹⁶	65	1.7	46.5	39	15.1
2.25x10 ¹⁶	63.5	1.8	44.2	38	15.4
2.5x10 ¹⁶	62	2	42	34.5	15.4
3.5x10 ¹⁶	47.5	2.42	25	27.5	12.7

DEV:Si,n,B, N_{av} ,1.2,2x10¹⁵,2.8; $V_{sig}(t) = 1.1 \sin \omega t - 0.191 \text{ V}$;
 $f = 12.75 \text{ GHz}$

5x10 ¹⁵	80	1.35	46.5	31.5	13.8
1x10 ¹⁶	72.5	1.5	49.2	37.5	14.8
1.5x10 ¹⁶	63.5	1.95	41	34.5	15.3
1.75x10 ¹⁶	60	2.15	35	28.5	15
2x10 ¹⁶	53.5	2.4	30.5	26	13.8

optimum performances of CATT devices with different N_{av} and w_{av} . For a fixed w_{av} there is a corresponding optimum N_{av} . For devices with N_{av} higher than the optimum value, larger avalanche multiplication is achieved at the device optimum dc bias, but the amplitude of V_T is decreased. The resultant efficiency, output power and power gain are lowered. If N_{av} is lower than the optimum value, although the amplitude of V_T may be slightly higher, the avalanche multiplication is lower. For devices with wider avalanche multiplication regions, the optimum N_{av} would be lower in order to maintain the device capability for large amplitude V_T . As long as the avalanche multiplication region is not too narrow or too wide, i.e., 0.6 to 1.2 μm , there is no significant difference in the performance of devices with optimized N_{av} .

The effects of drift region width and its doping level have also been examined. Large-signal simulations have been carried out for devices with emitter-base structure A. The operating frequency is kept at 12.75 GHz. The results are summarized in Table 5.6. The results indicate that the longer devices have higher optimum dc biases, higher multiplication and lower efficiencies. Higher multiplication is due to a longer collector transit angle which implies an earlier injection of carriers in a given cycle when the value of $V_T(t)$ is higher. Lower efficiency is due to its dependence on $\sin(\theta_T/2)/(\theta_T/2)$. The amplitude of V_T , output power and power gain increase with increasing w_D until w_T is approximately 5.5 μm . At $f = 12.75$ GHz, the w_T which corresponds to a π -rad collector transit angle is 4 μm . It was indicated previously that a collector transit angle greater than π rad implies a large current flow during portions of the positive half-cycle of $V_T(t)$ and, therefore, a large amount of energy dissipated. However, due to larger carrier

Table 5.6

Effects of Drift Region Width

DEV:Si,n,A, 2.2×10^{16} ,1.1, 2×10^{15} , w_D ; $V_{sig}(t) = 1.15 \sin \omega t - 0.2$;
 $f = 12.75$ GHz

w_D (μm)	Optimum Dc Bias (V)	η (Percent)	M_A	RF Voltage Amplitude (V)	G_p (dB)
2.1	45	30	3.7	22.5	2.36
2.4	47.5	29.5	4.3	24.6	3.03
2.7	50	28	5.2	26	3.55
2.9	52.5	27.5	5.9	27	4.36
3.15	52.5	27	6.4	29	5.2
3.4	55	26.5	7.3	30.5	6.44
3.65	57.5	24.5	8.5	32.5	7.52
3.9	60	21.5	9.6	33	8.61
4.4	65	15	11.3	33.2	9.04
4.65	67.5	13.5	11	30	7.81
5.15	70	8.25	10	29	6.03

multiplication and RF voltage amplitude, the optimum w_T for maximum output power and power gain is 5.5 μm . As w_T is increased beyond 5.5 μm , efficiency becomes very low and the maximum allowed RF voltage amplitude starts to decrease. The decrease in RF voltage amplitude is due to the increase in V_{sus} with increasing w_T while the breakdown electric field intensity stays constant. If efficiency and power gain are both considered, the optimum w_T at 12.75 GHz is ~ 4.5 to ~ 4.75 μm .

The drift region doping density should be as low as possible to minimize V_{sus} , i.e., maximize the allowed RF voltage. But it should be sufficient to sustain the charge carrier density. Otherwise, the space-charge effect will force the electric field behind the charge pulse in the drift region to be depressed below the charge carrier saturation drift velocity sustaining value. As a consequence, charge carriers at the tail end of the pulse will be slowed down and the charge pulse will spread out which, in turn, will cause a decrease in the fundamental harmonic component of I_T . This is one aspect of the deterioration in amplifier power gain and efficiency due to space charge in a lightly doped drift region. Depression of electric field behind the charge pulse, when severe enough, will bring a reduction in the allowed maximum RF voltage amplitude. It can be seen from large-signal simulation results that at a low input signal level the device with the smallest N_{drift} has the largest allowed RF voltage amplitude. As the input signal level increases the allowed maximum RF voltage amplitude of the device with the smallest N_{drift} decreases noticeably. This is the other aspect of the deterioration in amplifier power gain,

power output and efficiency due to space charge in the lightly doped drift region.

Table 5.7 summarizes the results of large-signal simulations of devices with various values of N_{drift} . The electric field depression, charge pulse spreading and reduction in V_{RF} due to space charge are illustrated in Figs. 5.6 through 5.9. It is also observed that space charge in a lightly doped drift region may force up the electric field intensity near the collector contact and a significant number of electron-hole pairs will be created. This will further expand the duration of the induced current, increase power dissipation and reduce the efficiency.

5.2.5 Uniformly Doped Collector Structures. Large-signal simulations of devices with uniformly doped collectors have been carried out. The results are summarized in Table 5.8. These results correspond to the operating condition when both the power gain and the efficiency are optimized. The following observations can be made:

1. Shorter devices have higher efficiencies. The higher efficiency is due to a higher $V_{\text{RF}}/V_{\text{bias}}$ ratio and a smaller collector transit angle. At $f = 12.75$ GHz, however, efficiency reaches a saturation value when the collector region width is reduced to $2 \mu\text{m}$ and it will not increase significantly if w_T is further reduced.

2. Longer devices have higher output power and power gain. The higher output power is due to a larger allowed RF voltage amplitude and a higher avalanche multiplication factor. The higher multiplication factor is due to a higher optimum dc bias and an earlier injection of charge carriers into the collector region relative to the V_T waveform.

Table 5.7
Effects of N_{drift}

DEV:Si,n,B,2.2x10¹⁶,1.1,4x10¹⁵,2.9; f = 12.75 GHz; $V_{\text{bias}} = 45$ V

V_{sig} (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_p (dB)
sin ωt - 0.1736	6.45	23.3	23.5	15.7
1.05 sin ωt - 0.1823	3.5	24.3	27.5	14.9
1.1 sin ωt - 0.191	2.35	24.7	26	13.7
1.15 sin ωt - 0.2	1.98	24.3	20.2	12.4
1.2 sin ωt - 0.2084	1.68	22	16	10.5

DEV:Si,n,B,2.2x10¹⁶,1.1,3x10¹⁵,2.9; f = 12.75 GHz; $V_{\text{bias}} = 47.5$ V

sin ωt - 0.1736	5.5	25	26	15.5
1.05 sin ωt - 0.1823	3.4	27.5	27	14.9
1.1 sin ωt - 0.191	2.45	28	24.5	13.9
1.15 sin ωt - 0.2	1.96	27	18.38	12.2
1.2 sin ωt - 0.2084	1.78	27.5	13.7	10.5

(Cont.)

Table 5.7 (Cont.)

DEV:Si,n,B,2.2x10¹⁶,1.1,2x10¹⁵,2.9; f = 12.75 GHz; V_{bias} = 52.5 V

<u>V_{sig} (V)</u>	<u>M_A</u>	<u>RF Voltage Amplitude (V)</u>	<u>n (Percent)</u>	<u>G_p (dB)</u>
0.9 sin wt - 0.165	6.7	22.5	23.5	12.7
sin wt - 0.1736	4.4	26.5	28	14.65
1.05 sin wt - 0.1823	3	29.5	28	14.88
1.1 sin wt - 0.191	2.4	30.2	23.4	14
1.15 sin wt - 0.2	1.96	29.7	17	12.3
1.2 sin wt - 0.2084	1.71	27.1	13.3	10.4

DEV:Si,n,B,2.2x10¹⁶,1.1,7.5x10¹⁴,2.9; f = 12.75 GHz; V_{bias} = 58.5 V

sin wt - 0.1736	4.37	33.8	30	14.96
1.05 sin wt - 0.1823	3.02	32	27.5	15.06
1.1 sin wt - 0.191	2.35	31.35	19.7	13.72
1.15 sin wt - 0.2	1.79	24.5	14.6	11.2
1.2 sin wt - 0.2084	1.67	25.3	10.6	9.64




FIG. 5.6 (a) J_T AND V_T WAVEFORMS AND (b) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (DEV: Si, n, B, 2.2×10^{16} , $1.1, 7.5 \times 10^{14}, 2.9$; $f = 12.75 \text{ GHz}$; $V_{\text{sig}} = 1.1 \sin \omega t - 0.191 \text{ V}$; AND $\times \times \times$ REPRESENTS THE REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)




FIG. 5.7 (a) J_T AND V_T WAVEFORMS AND (b) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (DEV: Si, n, B, 2.2×10^{16} , $1.1, 1.1, 7.5 \times 10^{14}, 2.9$; $f = 12.75 \text{ GHz}$; $V_{\text{sig}} = 1.2 \sin \omega t - 0.208377 \text{ V}$; AND *** REPRESENTS THE REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)




FIG. 5.8 (a) J_T AND V_T WAVEFORMS AND (b) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (DEV: Si, n, B, 2.2×10^{16} , $1.1, 1.4 \times 10^{15}$, 2.9 ; $f = 12.75$ GHz; $V_{sig} = 1.1 \sin \omega t - 0.191 V$; AND xxx REPRESENTS THE REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)




FIG. 5.9 (a) J_T AND V_T WAVEFORMS AND (b) ELECTRIC FIELD PROFILE AND ELECTRON AND HOLE DISTRIBUTIONS AT VARIOUS PHASE ANGLES. (DEV: S1, n, B, 2.2×10^{16} , $1.1, 1.4 \times 10^{15}$, 2.9 ; $f = 12.75 \text{ GHz}$; $V_{\text{sig}} = 1.2 \sin \omega t - 0.208377 \text{ V}$; AND *** REPRESENTS THE REGION WHERE THE ELECTRIC FIELD IS NEGATIVE)

Table 5.8

Large-Signal Simulation Results of CATT Devices with
Uniformly Doped Collector Structures

DEV:Si,n,B,N_c,5; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

N_c (1/cm ³)	Optimum Dc Bias (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_p (dB)
2×10^{15}	80	1.12	38	22	11.8
6×10^{15}	73.5	3.63	57.7	29.9	18.61
1×10^{16}	51.5	2.6	27.5	23.2	14.55
1.25×10^{16}	45	2.69	24.9	19	13.3

DEV:Si,n,B,N_c,4; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

2×10^{15}	70	1.05	41.5	38	12.8
4×10^{15}	70	1.42	45.5	38	13.9
6×10^{15}	63.5	1.72	41.5	38.5	15.8
8.5×10^{15}	56.5	2.55	36.5	29.5	16.7
1×10^{16}	51.5	2.6	29.5	26.5	14.86

DEV:Si,n,B,N_c,3; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

2×10^{15}	45	1.05	36.5	56.5	11.6
6×10^{15}	56.5	1.35	36	44	12.3
1×10^{16}	47.5	2.11	33	32	11.5

(Cont.)

Table 5.8 (Cont.)

DEV:Si,n,B,N_c²; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

N_C (1/cm ³)	Optimum Dc Bias (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_P (dB)
2×10^{15}	33	1.0	28.5	55	10
6×10^{15}	37.5	1.02	29	52	10.2
1×10^{16}	40	1.06	24.4	47	10.2

3. The optimum N_c is approximately $6 \times 10^{15} \text{ cm}^{-3}$. With a higher N_c , the avalanche multiplication factor may be higher at the optimum dc bias, but the permissible V_{RF} is consistently lower. The difference in the allowed V_{RF} is pronounced when $w_T \geq 3.5 \text{ } \mu\text{m}$ and $f = 12.75 \text{ GHz}$. To maintain a large permissible V_{RF} , due to an increase in V_{sus} with increasing w_T , the optimum dc bias of devices with $N_c \geq 1 \times 10^{16} \text{ cm}^{-3}$ actually decreases with increasing w_T if $w_T > 4 \text{ } \mu\text{m}$. The consequences can be a decreased M_A and a decreased permissible V_{RF} . Devices with $N_c < 6 \times 10^{15} \text{ cm}^{-3}$ at their optimum dc bias suffer from a smaller avalanche multiplication factor and space charge is more likely to reduce the permissible V_{RF} . The space-charge effects were discussed in Sections 5.2.3 and 5.2.4.

4. Performance of device DEV:Si,n,B, 6×10^{15} ,4 compares very favorably with that of devices with various $4 \text{ } \mu\text{m}$ HI-LO collector structures at $f = 12.75 \text{ GHz}$ and $V_{sig}(t) = 1.1 \sin \omega t - 0.191 \text{ V}$. The results are summarized in Tables 5.5 and 5.6. A CATT device with a uniformly doped collector can be fabricated more easily. The dynamic range and inherent bandwidths of devices with HI-LO and uniformly doped collectors are compared and discussed in a later section.

5. It has been shown that V_{RF} should be as large as possible to maximize the power gain and efficiency. When V_{RF} equals the maximum permissible value, there is a considerable amount of charge carriers generated from avalanche multiplication of the charge carriers of the collector reverse saturation current during the time period when V_T is near its maximum value. This is also true for devices with HI-LO collector structures. Therefore, a more exact definition of M_A is

$$M_A = \frac{\int_0^T J_T(t) dt}{\int_0^T [J_{nB}(t) + J_{c_{ns}} + J_{c_{ps}}] dt} .$$

This expression implies that the induced collector terminal current $J_T(t)$ is due to avalanche multiplication of both the charge carriers of the emitter-base injected current and the collector reverse saturation current, although the former is usually the dominant one.

5.3 Large-Signal Simulation Results for Class C BJT Amplifiers

The operation of Class C BJT amplifiers can be considered as a special mode of operation of the previously simulated three-terminal devices operated as Class C CATT amplifiers. The difference lies in the combination of collector transit angle, base-collector dc bias and amplitude of V_{RF} which results in a collector multiplication factor of 1.1 or less for BJT amplifiers.

Since avalanche multiplication does not play an important role in determining the performance of Class C BJT amplifiers, only devices with uniformly doped collectors have been simulated. The results of large-signal simulations of various Class C BJT amplifiers operating at 12.75 GHz are summarized in Table 5.9. The following observations can be made:

1. For devices with any w_T , those with the lowest N_c consistently have the best performance as long as space-charge density in the collector region is not excessively high. This is due to the restriction on M_A which makes V_{RF} the only major factor in determining amplifier performance. Higher N_c implies higher V_{sus} and V_{PT} . Higher V_{sus} and V_{PT} implies higher electric field in the vicinity of the base-collector

Table 5.9

Large-Signal Simulation Results of Class C BJT Amplifiers

DEV:Si,n,B, N_c ,5; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

N_c (1/cm ³)	Optimum Dc Bias (V)	M_A	RF Voltage Amplitude (V)	η (Percent)	G_p (dB)
2×10^{15}	70	1.06	32.9	20	10.89
6×10^{15}	36.5	1.1	13	14.5	7.3
1×10^{16}	always operates as a CATT amplifier when $V_{bias} \geq V_{PT}$				

DEV:Si,n,B, N_c ,4; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

2×10^{15}	70	1.05	41.5	39	12.8
4×10^{15}	55	1.1	21	40.5	12.55
6×10^{15}	35	1.1	12.8	21.7	8.06
8.5×10^{15}	32.5	1.1	10.5	13.5	6.53
1×10^{16}	always operates as a CATT amplifier when $V_{bias} \geq V_{PT}$				

DEV:Si,n,B, N_c ,3; $f = 12.75$ GHz; $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V

2×10^{15}	45	1.05	36.5	56.5	11.6
6×10^{15}	50	1.1	33.5	47	12
1×10^{16}	27.5	1.1	14.4	20	7.5

(Cont.)

Table 5.9 (Cont.)

DEV:Si,n,B,N_c,2; f = 12.75 GHz; V_{sig}(t) = 1.1 sin ωt - 0.191 V

<u>N_c (1/cm³)</u>	<u>Optimum Dc Bias (V)</u>	<u>M_A</u>	<u>RF Voltage Amplitude (V)</u>	<u>η (Percent)</u>	<u>G_p (dB)</u>
2x10 ¹⁵	33	1.0	28.5	55	10
6x10 ¹⁵	37.5	1.02	29	52	10.2
1x10 ¹⁶	40	1.06	24.4	47	10.2

junction. When M_A is restricted to 1.1 or less, therefore, devices with higher N_C have a lower maximum allowed V_{RF} . This points out one major difference in the design of CATT and BJT amplifiers.

2. Maximum power gain is achieved by the device

DEV:Si,n,B, 2×10^{15} ,4 while for CATT devices maximum power gain is achieved by devices with collectors 5 μm or longer. As for BJT amplifiers, longer devices have a large collector transit angle which implies that charge carriers injected from the emitter-base junction reach the multiplication region when V_T is higher. Since M_A is restricted to 1.1 or less, therefore, a longer device has a smaller maximum permissible V_{RF} when $w_T \geq 3 \mu\text{m}$. If the collector is intrinsic or extremely lightly doped, maximum power gain would be achieved by a longer device, but the maximum current density would be limited by the aforementioned space-charge effects and therefore the device output power will be limited. The reductions in maximum permissible V_{RF} and power gain with increasing w_T are very pronounced in devices with $N_C \geq 6 \times 10^{15} \text{ cm}^{-3}$ and $w_T \geq 3.5 \mu\text{m}$. This points out another difference in the design of CATT and BJT amplifiers.

3. Devices with $w_T \leq 2.5 \mu\text{m}$, when operating at optimum conditions, are BJT amplifiers independent of the values of N_C . The performance of the device with $N_C = 1 \times 10^{16} \text{ cm}^{-3}$ is almost the same as that of the device with $N_C = 2 \times 10^{15} \text{ cm}^{-3}$ at $V_{sig}(t) = 1.1 \sin \omega t - 0.191 \text{ V}$. At $w_T \leq 2 \mu\text{m}$, a higher N_C may be desirable due to increased current capability of the device.

4. A shorter device has a higher efficiency.

Comparisons between the Class C CATT and BJT amplifiers are carried out in the next section.

5.4 Comparison Between the Class C CATT Amplifier and the Class C BJT Amplifier

5.4.1 RF Power Gain and Efficiency at $f = 12.75$ GHz and

$V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V. Large-Signal simulations of devices with w_T ranging from $2 \mu\text{m}$ to $5 \mu\text{m}$ and N_c from $2 \times 10^{15} \text{ cm}^{-3}$ to $1 \times 10^{16} \text{ cm}^{-3}$, operating at 12.75 GHz and $V_{sig}(t) = 1.1 \sin \omega t - 0.191$ V were carried out and the results are summarized in Tables 5.8 and 5.9. It is observed that a maximum G_p of 18.61 dB at 29.9 percent efficiency is achieved by DEV:Si,n,B, 6×10^{15} , 5 operating as a CATT amplifier as compared to a maximum G_p of 12.8 dB at 39 -percent efficiency achieved by DEV:Si,n,B, 2×10^{15} , 4 operating as a BJT amplifier. An additional 5.8 -dB power gain at the expense of 10 -percent efficiency reduction can be developed by employing a suitable CATT amplifier. If DEV:Si,n,B, 6×10^{15} , 4 operating as a CATT amplifier is used, a 15.8 -dB power gain at 38.5 -percent efficiency can be achieved. Thus a well-designed CATT amplifier can achieve the same efficiency and a 3 -dB additional power gain as compared to the maximum gain BJT amplifier at 12.75 GHz. The higher gain is mainly due to a multiplication factor of 1.72 and, to a lesser extent, a slightly larger allowed V_{RF} . If DEV:Si,n,B, 6×10^{15} , $3 \mu\text{m}$ is operating as a CATT amplifier, a power gain of 12.3 dB can be achieved which is approximately the maximum power gain achievable by the BJT amplifier at 12.75 GHz. However, due to its shorter collector region, CATT amplifier DEV:Si,n,B, 6×10^{15} , 3 has a higher efficiency than the maximum gain BJT amplifier.


It was noted previously that devices with $w_T \leq 2.5 \mu\text{m}$, when operating at optimum conditions and $f = 12.75$ GHz, are BJT amplifiers since their multiplication factors are less than 1.1 . The BJT amplifiers

with $w_T \leq 2.5 \mu m$ have higher efficiencies but lower power gain than the CATT amplifiers.

5.4.2 Dynamic Range. The dynamic ranges of various CATT amplifiers and BJT amplifiers were investigated and the results are discussed in this section. The V_{bias} is kept constant at the optimum V_{bias} corresponding to $V_{sig}(t) = 1.1 \sin \omega t - 0.191 V$, although it was shown previously that the optimum V_{bias} varies slightly with the input signal level.

From Fig. 5.10 it is observed that G_p and η of both the CATT and BJT amplifiers are low at low input signal levels. This is due to low emitter injection efficiency at low input signal levels at an operating frequency of 12.75 GHz. At high input signal levels, G_p and η of both the CATT and BJT amplifiers deteriorate. In the case of CATT amplifiers, the deteriorations in G_p and η are due to space-charge-caused reductions in M_A and V_{RF} and space-charge-caused spreading in the induced current waveform. High injection level effects in the emitter-base region is another cause. In the case of BJT amplifiers, all the aforementioned are causes for reductions in G_p and η at higher input signal levels except the reduction in M_A . By definition, M_A is never greater than 1.1 for BJT amplifiers.

By comparing Figs. 5.10a and b, it is seen that DEV:Si,n,B, $1 \times 10^{16}, 4$ has comparable G_p at low input signal levels, i.e., $P_{in} \leq 1 \times 10^{-3} W$, as does DEV:Si,n,B, $6 \times 10^{15}, 4$. Its G_p reduces faster with increasing P_{in} in the range $1 \times 10^{-3} W \leq P_{in} \leq 5 \times 10^{-3} W$ than that of DEV:Si,n,B, $6 \times 10^{15}, 4$ due to the fact that M_A is a more important factor in determining its G_p and M_A is very sensitive to any space-charge-caused reduction in the electric field during emitter-base



- a. DEV:Si,n,B,1 x 10¹⁶,4; V_{bias} = 51.5 V
b. DEV:Si,n,B,6 x 10¹⁵,4; V_{bias} = 63.5 V
c. DEV:Si,n,B,6 x 10¹⁵,4; V_{bias} = 35 V
d. DEV:Si,n,B,2 x 10¹⁵,4; V_{bias} = 70 V
e. DEV:Si,n,B,6 x 10¹⁵,3; V_{bias} = 56.5 V
f. DEV:Si,n,B,6 x 10¹⁵,3; V_{bias} = 50 V
g. DEV:Si,n,B,2 x 10¹⁵,3; V_{bias} = 45 V
h. DEV:Si,n,B,1 x 10¹⁶,2; V_{bias} = 40 V
i. DEV:Si,n,B,2 x 10¹⁵,2; V_{bias} = 33 V
j. DEV:Si,n,B,3 x 10¹⁶,0.6,2 x 10¹⁵,3.4; V_{bias} = 65 V
k. DEV:Si,n,B,2.25x10¹⁶,0.8,2x10¹⁵,3.2; V_{bias} = 65 V
l. DEV:Si,n,B,1.25x10¹⁶,1.2,2x10¹⁵,2.8; V_{bias} = 65 V


FIG. 5.10 POWER GAIN AND EFFICIENCY VS. INPUT POWER

CHARACTERISTICS OF VARIOUS CATT AND BJT AMPLIFIERS.


charge injection. For $P_{in} > 5 \times 10^{-3}$ W, the rate of reduction in G_p is slower for DEV:Si,n,B, $1 \times 10^{16},4$ because M_A is no longer as important in determining G_p and the space-charge effect in the low-field drift region of DEV:Si,n,B, $1 \times 10^{16},4$ is not as severe as in DEV:Si,n,B, $6 \times 10^{15},4$. This explains the even faster rate of reduction in G_p of DEV:Si,n,B, $2 \times 10^{15},4$ as shown in Fig. 5.10d. Of the three devices with uniformly doped collectors, DEV:Si,n,B, $6 \times 10^{15},4$ has the best G_p and η characteristics. All three devices with HI-LO collector structures, whose G_p and η characteristics are shown in Figs. 5.10j through l, are very inferior to DEV:Si,n,B, $6 \times 10^{15},4$.

Devices whose G_p and η characteristics are shown in Figs. 5.10c, f and g through i are BJT amplifiers. It is observed that the amplifier dynamic range is severely reduced when N_c is too low (due to space-charge effects) and shorter devices with properly designed N_c have lower power gains but higher efficiencies and a wider dynamic range. The wide dynamic range associated with a short device, i.e., $w_T = 2 \mu m$, is due to the fact that $M_A \leq 1.1$ at optimum V_{bias} even at low input signal levels and therefore an almost constant M_A , independent of space charge, exists.

5.4.3 Inherent Bandwidth. Plots of G_p , η , V_{RF} and M_A vs. frequency for CATT and BJT amplifiers are shown in Figs. 5.11 through 5.13. The decrease in G_p for a short BJT amplifier, i.e., DEV:Si,n,B, $6 \times 10^{15},2$, can be attributed to well-known causes such as the emitter-base RC frequency cutoff mechanism, base and collector time delay, and collector capacitor charging time. Since M_A is limited to 1.1 or less for the BJT, V_{RF} decreases slightly as frequency is increased. This is shown in Fig. 5.13. This decrease in V_{RF} also plays




(a)




(b)

FIG. 5.11 CLASS C CATT AMPLIFIER PERFORMANCE VS. FREQUENCY
AT CONSTANT INPUT POWER LEVEL. (DEV:Si,n,B,6 x 10¹⁵,4
AND $V_{bias} = 63.5$ V)



(a)




(b)


FIG. 5.12 CLASS C BJT AMPLIFIER PERFORMANCE VS. FREQUENCY

AT CONSTANT INPUT POWER LEVEL. (DEV:Si,n,B,2 x 10¹⁵,4

AND $V_{bias} = 70$ V)



(a)



(b)

FIG. 5.13 CLASS C BJT AMPLIFIER PERFORMANCE VS. FREQUENCY

AT CONSTANT INPUT POWER LEVEL. (DEV: Si, n, B, 6×10^{15} , 2

AND $V_{bias} = 37.5$ V)

a role in the decrease of G_p and η . For a longer BJT amplifier, i.e., DEV:Si,n,B, 2×10^{15} , 4 , the decrease in V_{RF} is more severe in order to keep $M_A \leq 1.1$. Thus, G_p and η decrease more rapidly with frequency as shown in Fig. 5.12. The inherent bandwidth of the 2- μ m BJT is wider than the 4- μ m BJT. For a CATT amplifier, M_A is allowed to take on any value as long as it is not too high and a stable operation cannot be achieved. The RF voltage amplitude V_{RF} of CATT device DEV:Si,n,B, 6×10^{15} , 4 stays constant up to 14 GHz. For higher frequencies, V_{RF} decreases with increasing frequency in order to maintain stable operation. This decrease in V_{RF} results in decreases in G_p and η . As frequency increases, M_A also increases which helps to offset the decrease in G_p . This explains the slower rate of decrease in G_p as compared to that of η . The 4- μ m CATT amplifier has a much wider inherent bandwidth than the 4- μ m BJT amplifier.

5.5 Conclusions

Large-signal simulation results for both the Class C CATT and Class C BJT amplifier were presented in this chapter. The optimum dc bias condition, optimum load and their variations with frequency were investigated. The effects of device structural parameters were studied and optimum device structures for both the CATT and the BJT amplifier operating at 12.75 GHz were obtained. Several differences in the design of optimum CATT and BJT amplifiers were derived from the large-signal simulation results. Comparison between the CATT and the BJT amplifiers in terms of gain, efficiency, dynamic range and intrinsic bandwidth were also given.

CHAPTER VI. SUMMARY, CONCLUSIONS, AND SUGGESTIONS
FOR FURTHER STUDY

6.1 Summary and Conclusions

The purpose of this study was to investigate the effects of avalanche multiplication and transit time in the collector region of a BJT. Analytical equations, circuit models, and computer simulations were used to determine dc, small-signal, and large-signal behavior of CATT amplifiers.

In Chapter II a dc computer program was developed which determines the dc avalanche multiplication factor vs. V_{bias} characteristics for any Si or GaAs collector structure. The results provide an estimation of device large-signal performance capability. The optimum collector parameters, i.e., w_{av} , N_{av} , N_c , obtained from the dc computer program correspond well to the results of large-signal simulation. Results also indicate that an n-type Si CATT amplifier is superior to p-type Si and n-type GaAs CATT amplifiers due to its favorable M_{A_0} vs. V_{bias} characteristics.

In Chapter III analytical models of dc and small-signal characteristics for CATT devices with Read-type collector structures were given which incorporated both the avalanche multiplication and the collector transit-time mechanisms. Contrary to previous findings, the small-signal characteristics of Class A CATT amplifiers indicated that a larger avalanche multiplication factor results in a smaller RF power gain and an increase in M_{A_0} does not necessarily imply a significant increase in f_{max} . Results were given and discussed. One conclusion was the inapplicability of CATT devices as Class A amplifiers.

In Chapter IV a large-signal computer simulation was developed which incorporated several improvements over the large-signal simulation previously reported,³³ i.e., high injection level effects in the base region, Early effect, effect of high impurity level in the emitter, nonzero minority carrier concentration at the edge of the base-collector depletion region on the base side, minority carrier induced electric field in the base region, current conserving boundary condition for minority carriers in the collector region, and diffusion current in the collector depletion region.

In Chapter V large-signal results of Class C CATT amplifiers were given. Effects of base-collector dc bias, load, operating frequency and collector structures were examined and discussed. The simulation calculates output power, power gain, and efficiency of the amplifier. It also gives emitter-base current and voltage waveforms; avalanche multiplication factor; J_T and V_T waveforms; and spatial distributions of electrons, holes, and electric field in the collector depletion region at any time instant. Various Si n-type CATT and BJT Class C amplifiers operating at 12.75 GHz were compared in terms of output power, power gain, efficiency, and dynamic range. Optimum collector impurity doping level and optimum width of the collector region of both the CATT and BJT amplifiers were determined and discussed. Carrier multiplication and long collector transit time do increase power gain, but at the expense of lower efficiency and smaller dynamic range. Avalanche multiplication does help to increase the device inherent bandwidth.

6.2 Suggestions for Further Study

In the course of this study several additional topics which need further exploration were found. They are as follows:

1. A cost-tolerable, two-dimensional, large-signal computer simulation program to account for the nonuniform injection of carriers at the emitter-base junction and the nonuniform injection of carriers into the collector region due to nonuniform emitter-base junction potential across the emitter finger laterally caused by the flow of conventional base current and feedback hole current in a resistive base region.

2. Fabrication of X-band CATT devices and experimental studies of Class C CATT amplifiers.

3. Construction of new models for use at higher frequencies.

4. Small-signal and large-signal noise theories for CATT devices.

5. Thermal limitation studies.

6. Application of CATT devices as high-voltage, high-current drivers.

LIST OF REFERENCES

1. Bardeen, J. and Brattain, W. H., "The Transistor, A Semiconductor Triode," Phys. Rev., vol. 74, No. 2, pp. 230-231, 15 July 1948.
2. Shockley, W., "The Theory of p-n Junctions in Semiconductors and p-n Junction Transistors," Bell System Tech. J., vol. 28, No. 3, pp. 435-489, July 1949.
3. Early, J. M., "Effect of Space Charge Layer Widening in Junction Transistors," Proc. IRE, vol. 40, No. 11, pp. 1401-1406, November 1952.
4. Pritchard, R. L., "Frequency Variations of Junction-Transistor Parameters," Proc. IRE, vol. 42, No. 5, pp. 786-799, May 1954.
5. Ebers, J. J. and Moll, J. L., "Large-Signal Behavior of Junction Transistors," Proc. IRE, vol. 42, No. 12, pp. 1761-1772, December 1954.
6. Fletcher, H. H., "Some Aspects of the Design of Power Transistors," Proc. IRE, vol. 43, No. 5, pp. 551-559, May 1955.
7. Emeis, R., Herlett, A. and Spence, E., "The Effective Emitter Area of Power Transistors," Proc. IRE, vol. 46, No. 6, pp. 1220-1229, June 1958.
8. Johnson, E. O., "Physical Limitations on Frequency and Power Parameters of Transistors," RCA Rev., vol. 26, No. 2, pp. 163-177, June 1965.
9. Whitter, R. J. and Tremere, D. A., "Current Gain and Cut-Off Frequency Fall-Off at High Currents," IEEE Trans. on Electron Devices, vol. ED-16, No. 1, pp. 39-57, January 1969.
10. Bailey, R. L., "Large-Signal Nonlinear Analysis of a High-Power High-Frequency Junction Transistor," IEEE Trans. on Electron Devices, vol. ED-17, No. 2, pp. 108-119, February 1970.
11. Cooke, H. F., "Microwave Transistors: Theory and Design," Proc. IEEE, vol. 59, No. 8, pp. 1163-1181, August 1971.
12. White, M. H. and Thurston, M. O., "Characterization of Microwave Transistors," Solid-State Electronics, vol. 13, No. 5, pp. 523-542, May 1970.
13. Kurokawa, K., "Power Waves and the Scattering Matrix," IEEE Trans. on Microwave Theory and Techniques, vol. MTT-13, No. 3, pp. 194-202, March 1965.

14. Wahl, A. J., "Distributed Theory for Microwave Bipolar Transistors," IEEE Trans. on Electron Devices, vol. ED-21, No. 1, pp. 40-49, January 1974.
15. Shackle, P. W., "An Experimental Study of Distributed Effects in a Microwave Bipolar Transistor," IEEE Trans. on Electron Devices, vol. ED-21, No. 1, pp. 32-39, January 1974.
16. Hall, R. M. and Dunlap, W. C., "p-n Junctions Prepared by Impurity Diffusion," Phys. Rev., vol. 80, No. 3, pp. 467-468, 1 November 1950.
17. Teal, G. K., Sparks, M. and Buehler, E., "Growth of Germanium Single Crystals Containing p-n Junctions," Phys. Rev., vol. 81, No. 4, p. 637, 15 February 1951.
18. Pfann, W. H., "Principles of Zone-Refining," Trans. AIME, vol. 194, p. 747, 1952.
19. Tanenbaum, M. and Thomas, D. E., "Diffused Emitter and Base Silicon Transistor," Bell System Tech. J., vol. 35, No. 1, pp. 1-22, January 1956.
20. Lee, C. A., "A High Frequency Diffused Base Germanium Transistor," Bell System Tech. J., vol. 35, No. 1, pp. 23-34, January 1956.
21. Theuerer, H. C., Kleimack, J. J., Loar, H. H. and Christenson, H., "Epitaxial Diffused Transistors," Proc. IRE, vol. 48, No. 9, pp. 1642-1643, September 1960.
22. Hoerni, J. A., "Planar Silicon Transistor and Diodes," Presented at the International Electron Devices Meeting, Washington, DC, October 1960.
23. Lepselter, M. P., "Beam-Lead Technology," Bell System Tech. J., vol. 45, No. 2, pp. 233-253, February 1966.
24. Shockley, W., U. S. Patent No. 2,787,564, 1954.
25. Gibbons, J. F., "Ion Implantation in Semiconductors--Part I, Range Distribution Theory and Experiments," Proc. IEEE, vol. 56, No. 3, pp. 295-319, March 1968.
26. Yuan, H. T., Wu, Y. S. and Kruger, J. B., "A 2-Watt X-Band Silicon Power Transistor," IEEE Trans. on Electron Devices, vol. ED-25, No. 6, pp. 731-736, June 1978.
27. Yu, S. P., Cady, W. R. and Tantraporn, W., "A New Three-Terminal Microwave Power Amplifier," IEEE Trans. on Electron Devices, vol. ED-21, No. 11, p. 736, November 1974.
28. Poon, H. C. and Meckwood, J. C., "Modeling of Avalanche Effect in Integral Charge Control Model," IEEE Trans. on Electron Devices, vol. ED-19, No. 1, pp. 90-97, January 1972.

29. Fossum, J. G., "A Bipolar Device Modeling Technique Applicable to Computer-Aided Circuit Analysis and Design," IEEE Trans. on Electron Devices, vol. ED-20, No. 6, pp. 582-593, June 1973.
30. Dutton, R. W., "Bipolar Transistor Modeling of Avalanche Generation for Computer Circuit Simulation," IEEE Trans. on Electron Devices, vol. ED-22, No. 6, pp. 334-338, June 1975.
31. Rein, H. M., "Relationship Between Transient Response and Output Characteristics of Avalanche Transistors," Solid-State Electronics, vol. 20, No. 10, pp. 849-858, October 1977.
32. Yu, S. P., Cady, W. R., Eshbach, J. R. and Tantraporn, W., "Hot-Hole Effects and Experimental Results on the CATT at S-Band," IEEE Trans. on Electron Devices, vol. ED-22, No. 1, p. 1066, November 1975.
33. Yu, S. P., Tantraporn, W. and Eshbach, J. R., "Theory of a New Three-Terminal Microwave Power Amplifier," IEEE Trans. on Electron Devices, vol. ED-23, No. 3, pp. 332-343, March 1976.
34. Eshbach, J. R., Yu, S. P. and Cady, W. R., "Avalanche Multiplication in CATTs," Solid-State and Electron Devices, vol. 1, No. 1, pp. 9-16, September 1976.
35. Winstanley, A. M. and Carroll, J. E., "Transistor Improvement Using an IMPATT Collector," Electronics Letters, vol. 10, No. 24, pp. 516-518, 28 November 1974.
36. Carroll, J. E., "The Third Terminal in Microwave Devices," Proc. European Solid-State Device Research Conf., Nottingham, England, pp. 109-132, September 1974.
37. Quang, N. A., "Small-Signal Equivalent Circuit for IMPATT Transistors," Electronics Letters, vol. 11, No. 21, pp. 503-504, 16 October 1975.
38. Lefebvre, M., Crosnier, Y. and Salmer, G., "Amplification with 3-Terminal Avalanche Devices," Electronics Letters, vol. 12, No. 7, pp. 154-155, 1 April 1976.
39. Anderson, L. K., McMullin, P. G., D'Asaro, L. A. and Goetzburg, A., "Microwave Photodiodes Exhibiting Microplasma-Free Carrier Multiplication," Appl. Phys. Letters, vol. 6, No. 4, pp. 62-64, 15 February 1965.
40. Presser, A. and Belohoubek, E. F., "1-2 GHz High-Power Linear Transistor Amplifier," RCA Rev., vol. 33, No. 4, pp. 737-751, December 1972.
41. Hartmann, K., Kotyczka, W. and Strutt, M.J.O., "Experimental Gain Parameters of Three Microwave-Bipolar Transistors in the 2- to 8-GHz Range," Proc. IEEE, vol. 59, No. 12, pp. 1720-1721, December 1971.

29. Fossum, J. G., "A Bipolar Device Modeling Technique Applicable to Computer-Aided Circuit Analysis and Design," IEEE Trans. on Electron Devices, vol. ED-20, No. 6, pp. 582-593, June 1973.
30. Dutton, R. W., "Bipolar Transistor Modeling of Avalanche Generation for Computer Circuit Simulation," IEEE Trans. on Electron Devices, vol. ED-22, No. 6, pp. 334-338, June 1975.
31. Rein, H. M., "Relationship Between Transient Response and Output Characteristics of Avalanche Transistors," Solid-State Electronics, vol. 20, No. 10, pp. 849-858, October 1977.
32. Yu, S. P., Cady, W. R., Eshbach, J. R. and Tantraporn, W., "Hot-Hole Effects and Experimental Results on the CATT at S-Band," IEEE Trans. on Electron Devices, vol. ED-22, No. 1, p. 1066, November 1975.
33. Yu, S. P., Tantraporn, W. and Eshbach, J. R., "Theory of a New Three-Terminal Microwave Power Amplifier," IEEE Trans. on Electron Devices, vol. ED-23, No. 3, pp. 332-343, March 1976.
34. Eshbach, J. R., Yu, S. P. and Cady, W. R., "Avalanche Multiplication in CATTs," Solid-State and Electron Devices, vol. 1, No. 1, pp. 9-16, September 1976.
35. Winstanley, A. M. and Carroll, J. E., "Transistor Improvement Using an IMPATT Collector," Electronics Letters, vol. 10, No. 24, pp. 516-518, 28 November 1974.
36. Carroll, J. E., "The Third Terminal in Microwave Devices," Proc. European Solid-State Device Research Conf., Nottingham, England, pp. 109-132, September 1974.
37. Quang, N. A., "Small-Signal Equivalent Circuit for IMPATT Transistors," Electronics Letters, vol. 11, No. 21, pp. 503-504, 16 October 1975.
38. Lefebvre, M., Crosnier, Y. and Salmer, G., "Amplification with 3-Terminal Avalanche Devices," Electronics Letters, vol. 12, No. 7, pp. 154-155, 1 April 1976.
39. Anderson, L. K., McMullin, P. G., D'Asaro, L. A. and Goetzburg, A., "Microwave Photodiodes Exhibiting Microplasma-Free Carrier Multiplication," Appl. Phys. Letters, vol. 6, No. 4, pp. 62-64, 15 February 1965.
40. Presser, A. and Belohoubek, E. F., "1-2 GHz High-Power Linear Transistor Amplifier," RCA Rev., vol. 33, No. 4, pp. 737-751, December 1972.
41. Hartmann, K., Kotyczka, W. and Strutt, M.J.O., "Experimental Gain Parameters of Three Microwave-Bipolar Transistors in the 2- to 8-GHz Range," Proc. IEEE, vol. 59, No. 12, pp. 1720-1721, December 1971.

55. Carson, R. S., High Frequency Amplifiers, Wiley-Interscience, New York, 1975.
56. Sanderson, A. C. and Jordan, A. G., "Electron Beam Control of IMPATT Diodes," Solid-State Electronics, vol. 15, No. 1, pp. 140-142, January 1972.
57. Forrest, J. R. and Seeds, A. J., "Optical Injection Locking of IMPATT Oscillators," Electronics Letters, vol. 14, No. 19, pp. 626-627, 14 September 1978.
58. Schroeder, W. E. and Haddad, G. I., "Nonlinear Properties of IMPATT Devices" (Invited Paper), Proc. IEEE, vol. 61, No. 2, pp. 153-182, February 1973.
59. Lee, C. M., Lomax, R. J. and Haddad, G. I., "Semiconductor Device Simulation" (Invited Paper), IEEE Trans. on Microwave Theory and Techniques, vol. MTT-22, No. 3, pp. 160-177, March 1974.
60. Evans, W. J. and Haddad, G. I., "A Large-Signal Analysis of IMPATT Diodes," IEEE Trans. on Electron Devices, vol. ED-15, No. 10, pp. 708-717, October 1968.
61. Greiling, P. T. and Haddad, G. I., "Effect of Nonsaturated Drift Velocity on Avalanche-Diode Performance," Presented at the 1968 International Electron Devices Meeting, Washington, DC, October 1968.
62. Bauhahn, P. E. and Haddad, G. I., "IMPATT Device Simulation and Properties," IEEE Trans. on Electron Devices, vol. ED-24, No. 6, pp. 634-642, June 1977.
63. Matz, A. W., "A Modification of the Theory of the Variation of Junction Transistor Current Gain with Operating Point and Frequency," J. Electronics and Control, vol. 7, No. 2, pp. 133-152, August 1959.
64. DeMan, H. J., "The Influence of Heavy Doping on the Emitter Efficiency of a Bipolar Transistor," IEEE Trans. on Electron Devices, vol. ED-18, No. 10, pp. 833-835, October 1971.
65. Mertens, R. P., DeMan, H. J. and van Overstraeten, R. J., "Calculation of the Emitter Efficiency of Bipolar Transistors," IEEE Trans. on Electron Devices, vol. ED-20, No. 9, pp. 772-778, September 1973.
66. Mock, M. S., "On Heavy Doping Effects and the Injection Efficiency of Silicon Transistors," Solid-State Electronics, vol. 17, No. 8, pp. 819-824, August 1974.
67. van Overstraeten, R. J., DeMan, H. J. and Mertens, R. P., "Transport Equations in Heavy Doped Silicon," IEEE Trans. on Electron Devices, vol. ED-20, No. 3, pp. 290-298, March 1973.

68. DeMan, H. J., Mertens, R. P. and van Overstraeten, R. J.,
"Influence of Heavy Doping Effects on f_T Prediction of
Transistors," Electronics Letters, vol. 9, No. 8/9, pp. 174-176,
3 May 1973.
69. Henderson, J. C. and Scarbrough, R.J.D., "The Influence of Emitter-
Base Junction Depth and Emitter Doping Level on the Calculation of
 f_T and h_{FE} ," Presented at the ESSDERC, Munich, September 1973.